

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property  
Organization  
International Bureau





(43) International Publication Date  
26 May 2005 (26.05.2005)

PCT

(10) International Publication Number  
WO 2005/048223 A1

- (51) International Patent Classification<sup>7</sup>: G09F 9/30, H05B 33/10, 33/14, H01L 29/786, 21/288, 21/3205
- (21) International Application Number: PCT/JP2004/016809
- (22) International Filing Date: 5 November 2004 (05.11.2004)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data: 2003-386022 14 November 2003 (14.11.2003) JP
- (71) Applicant (for all designated States except US): SEMI-CONDUCTOR ENERGY LABORATORY CO., LTD. [JP/JP]; 398, Hase, Atsugi-shi, Kanagawa 2430036 (JP).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): KANNO, Yohel [JP/JP]; c/o SEMICONDUCTOR ENERGY LABORATORY CO., LTD., 398, Hase, Atsugi-shi, Kanagawa 2430036 (JP). FUJII, Gen [JP/JP]; c/o SEMICONDUCTOR ENERGY LABORATORY CO., LTD., 398, Hase, Atsugi-shi, Kanagawa 2430036 (JP).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- Published:  
— with international search report
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: LIGHT-EMITTING DEVICE AND METHOD FOR MANUFACTURING THE SAME



(57) Abstract: Especially in case that a light-emitting element composed of layers containing organic compounds or inorganic compounds is driven by a thin film transistor (TFT), a structure having at least two transistors installed with a drive TFT is required to prevent irregularities of ON current of a switching TFT provided to a pixel region. Hence, the simplification of a semiconductor element structure and a process for manufacturing a semiconductor element becomes an urgent task as a large substrate is frequently used. According to the present invention, after that a source region and a drain region are formed, an insulating film serving as a channel protective film is formed to cover a portion for serving as a channel region, then, an island-like semiconductor film is formed. Accordingly, a semiconductor element can be manufactured by using only a metallic mask without forming a resist mask, and so the process can be simplified.

WO 2005/048223 A1

## DESCRIPTION

**LIGHT-EMITTING DEVICE AND METHOD  
FOR MANUFACTURING THE SAME**

5

**BACKGROUND OF THE INVENTION****TECHNICAL FIELD**

The present invention relates to a semiconductor element using droplet discharging as typified by ink jetting, and a method for manufacturing the same. More particularly, the present invention relates to a semiconductor element that is used for a light-emitting device as typified by an electroluminescent display device, and a method for manufacturing the same.

**BACKGROUND ART**

15 In manufacturing a semiconductor element, it has been considered the possibilities of using a droplet discharge device for forming a pattern of a thin film or a wiring, each of which is used for a semiconductor element, to reduce costs for equipment and to simplify a manufacturing process.

In this instance, various wirings such as a gate electrode, a scanning line, a signal line, and a pixel electrode for forming a semiconductor element are formed according to the procedure, that is, a composite formed by dissolving or dispersing a conductive material into a solvent is discharged from a nozzle of a droplet discharge device above a substrate or a film so that such the various wirings are formed by being directly drawn. (See Japanese Unexamined Patent Publication No. 2003-126760).

25 To manufacture a semiconductor element such as a thin film transistor (TFT) that is used for a light-emitting device as typified by an active matrix electroluminescent display device, it has been required to establish a structure and a process that are most appropriate to droplet discharging and that are different from a TFT manufactured by conducting repeatedly a film formation process, a patterning process, and an etching process. It has been required to simplify the structure and the process of a

30

semiconductor element manufactured by droplet discharging with the increase in the size of a TFT substrate, for example, a substrate of more than  $1 \times 1$  m or twice or three times as large as that.

Especially in case that a light-emitting element composed of layers containing  
5 organic compounds or inorganic compounds (typically, a light-emitting element utilizing electroluminescence) is driven by a TFT, a structure having at least two transistors installed with a drive TFT is required to prevent irregularities of ON current of a switching TFT provided to a pixel region. Accordingly, the simplification of a structure and a process for manufacturing a semiconductor element becomes an urgent  
10 task as a large substrate is frequently used.

The foregoing light-emitting element is composed of laminated light-emitting layers containing an organic compound or an inorganic compound, each of which has a different carrier transporting property, interposed between a pair of electrodes. Holes are injected from the electrode and electrons are injected from another electrode. The  
15 light-emitting element utilizes the phenomenon that holes injected from the electrode and electrons injected from another electrode are recombined with each other to excite an emission center, and excited molecules radiate energy as light while returning to the ground state. FIG. 1B shows a circuit structure of a pixel in the case that a light-emitting element is formed by stacking layers sequentially. When a  
20 light-emitting element is formed by stacking layers sequentially, a pixel electrode of a drive TFT 1602 serves as a hole injecting electrode (anode).

Reference numeral 1601 in FIG. 1B denotes a switching TFT for controlling ON/OFF of current flowing in a pixel. As illustrated in FIG. 1B, a drain wiring (or a source wiring) of a switching TFT 1601 is connected to a gate electrode layer of the  
25 drive TFT 1602. Since a gate insulating film or a semiconductor layer are presented between the gate electrode layer, and the source or the drain wiring (hereinafter, referred to as gate-drain), a gate electrode layer 1609 of the drive TFT 1602 is required to connect to a drain wiring 1608 of a switching TFT 1601 via an opening portion 1610 such as a contact hole (FIG. 1A). Accordingly, there has been a problem of a  
30 complicated process and a decrease in throughput and yields. Further, in case that a

light-emitting element is formed by stacking layers inversely (in case that a pixel electrode of the drive TFT 1602 serves as an electron injecting electrode (cathode)) (FIG. 2), similar problem has been arisen.

5 In order to solve the foregoing problem, it is an object of the present invention to provide a structure of a semiconductor element, which is used for a light-emitting device, and which has proper conditions to be actively formed by droplet discharging; and a simplified method for manufacturing the semiconductor element. According to the present invention, the high throughput manufacture of a high stable semiconductor element over various sized substrates can be realized in high yields for reduced tact time  
10 can be realized.

The followings are aspects of the present invention to solve the foregoing problems.

One configuration of the present invention provides a light-emitting device, which comprises: per pixel of the light-emitting device, at least a semiconductor  
15 element for switching and a semiconductor element for driving; wherein the semiconductor element for switching and the semiconductor element for driving element, which comprises: a layer containing titanium or a titanium oxide formed over a substrate; a gate electrode layer formed over the layer; a gate insulating film formed over the gate electrode layer; a semiconductor film formed over the gate insulating film;  
20 a source electrode and a drain electrode formed over the semiconductor film; and an insulating film formed above a portion serving as a channel region in the semiconductor film; wherein the source electrode or the drain electrode of the semiconductor element for switching is connected to the gate electrode layer of the semiconductor element for driving.

25 According to one aspect of the present invention, at least a portion provided with a gate electrode layer in a substrate is pretreated before forming a gate electrode layer over the substrate. As the pretreatment, the formation of a layer containing titanium, titanium oxide, or the like; the formation of a film formed by polyimide, acrylic, or a material which has a skeleton formed by the bond of silicon (Si) and  
30 oxygen (O), and which includes at least hydrogen as a substituent, or at least one

selected from the group consisting of fluoride, alkyl group, and aromatic hydrocarbon as the substituent; plasma treatment; or the like can be nominated. The plasma treatment is preferably conducted in atmospheric pressure.

Another configuration of the present invention provides the insulating film is preferably formed to have a thickness of 100 nm or more, more preferably, 200 nm or more, to serve as a channel protecting film. Further, the insulating film may be formed to have a laminated-layer structure. For example, a bottom layer may be formed by a film that can be formed by CVD or sputtering such as a silicon nitride film, and a top layer may be formed by a film that can be formed by droplet discharging, for example, polyimide, acrylic, or heat resistant resin such as siloxane. Alternatively, both layers may be formed by films that can be formed by droplet discharging. The semiconductor film provided with the insulating film is preferably formed to have a thinner thickness than that of another semiconductor film. Further, to obtain enough large channel mobility, the semiconductor film provided with the insulating film is preferably formed to have a thickness of 5 nm or more, preferably, 10 nm or more, more preferably, 50 nm or more.

More another configuration of the present invention provides a column-like conductor (also referred to as a pillar, plug, or the like) that is preliminarily formed over a gate electrode layer of a drive TFT that is required to be provided with a contact hole.

Still more another configuration of the present invention provides a method for manufacturing a light-emitting device having, per pixel of the light-emitting device, at least a semiconductor element for switching and a semiconductor element for driving, which comprises the steps of: for forming the semiconductor element for switching and the semiconductor element for driving, forming a gate electrode layer by discharging a composite containing a first conductive material over a substrate; forming a gate insulating film over the gate electrode layer; forming a semiconductor film over the gate insulating film; forming a semiconductor film containing an impurity element having a conductivity type over the semiconductor film; forming a source electrode and a drain electrode by discharging a composite containing a second conductive material over the semiconductor film containing an impurity element having a conductivity type; forming

a source region and a drain region by removing a part of the semiconductor film containing an impurity element having a conductivity type using the source electrode and the drain electrode as a mask; forming an insulating film above a portion serving as a channel region in the semiconductor film; forming an island-like semiconductor film  
5 by removing a part of the semiconductor film using the source electrode, the drain electrode, and the insulating film as a mask; wherein a contact hole is formed by removing at least a part of the gate insulating film over the gate electrode layer of the semiconductor film for driving; and a wiring for connecting the source electrode or the drain electrode to the gate electrode layer of another semiconductor film by discharging  
10 a composite containing a third conductive material via the contact hole.

That is, the gate electrode layer is formed by droplet discharging over the substrate; the gate insulating film, the semiconductor film, the semiconductor film containing an impurity element of a single conductivity type (hereinafter, single conductivity semiconductor film) are stacked by a thin film formation method such as  
15 CVD or sputtering; and a source electrode and a drain electrode are formed by droplet discharging. Then, the source region and the drain region are formed by removing the exposed single conductivity semiconductor film by etching or the like using the source electrode and the drain electrode as a mask. And then, an insulating film capable of being formed by droplet discharging or the like is formed thereover to cover to prevent  
20 the portion serving as a channel region of the semiconductor film from removing. In addition, the insulating film serves as a channel protecting film. An island-like semiconductor film is formed by removing the exposed semiconductor film by etching or the like using the source electrode, the drain electrode, and the insulating film as masks. Through the foregoing process, a semiconductor element that seems like a  
25 channel protective type apparently can be obtained. Moreover, a desired liquid crystal display device or a light-emitting device can be obtained by providing a light-emitting element using a liquid crystal element, organic electroluminescent element, or the like, and connecting a pixel electrode to the source electrode or the drain electrode.

According to another aspect of the present invention, at least a portion provided  
30 with a gate electrode layer in a substrate is pretreated before discharging a composite

containing a first conductive material over the substrate. As the pretreatment, the formation of a layer containing titanium, titanium oxide, or the like; the formation of a film formed by polyimide, acrylic, or a material which has a skeleton formed by the bond of silicon (Si) and oxygen (O), and which includes at least hydrogen as a substituent, or at least one selected from the group consisting of fluoride, alkyl group, and aromatic hydrocarbon as the substituent; plasma treatment; or the like can be nominated. The plasma treatment is preferably conducted in atmospheric pressure.

According to more another aspect of the present invention, a source region and a drain region are formed; a first insulating film is formed over the source electrode and the drain electrode by CVD or sputtering; a second insulating film is formed over the first insulating film and above the portion serving as a channel region in the semiconductor film; and an insulating film serving as a channel protective film is formed to have a two-layered structure. The second insulating film serves as not only a channel protective film but also a mask for removing a first protective film formed all over a substrate by CVD or the like. As the first insulating film, an insulating film containing silicon, preferably, a silicon nitride film is used. As the second insulating film, any insulating film can be used as long as it can be selectively formed by droplet discharging. Preferably, a film formed by polyimide; acrylic; or a substance which has a skeleton formed by the bond of silicon (Si) and oxygen (O), and which includes at least hydrogen as a substituent, or at least one selected from the group consisting of fluoride, alkyl group, and aromatic hydrocarbon as the substituent can be used as the second insulating film. The insulating film is not limited to a two-layered structure; the film can be formed to have a three or more-layered structure.

A substance, which has a skeleton formed by the bond of silicon (Si) and oxygen (O), and which includes at least hydrogen as a substituent, or at least one selected from the group consisting of fluoride, alkyl group, and aromatic hydrocarbon as the substituent is referred to as siloxane based resin. The siloxane based resin is a kind of a heat resistant planarized film or a heat resistant interlayer (HRIL) film. Hereinafter, the term "heat resistant planarized film", "heat resistant interlayer film", "heat resistant resin", or "HRIL" includes the siloxane based resin.

As droplet discharging for forming the conductive material or the insulating film, not only ink jetting but also offset printing or screen-printing can be used depending on the property of a film to be formed.

Conventionally, a source region and a drain region were formed by etching off  
5 a single conductivity semiconductor film after forming the island-like semiconductor film. Accordingly, it was necessary to provide a resist mask when forming an island-like semiconductor film. On the contrary, according to the present invention, after that a source region and a drain region are formed, an insulating film serving as a channel protective film is formed to cover a portion for serving as a channel region,  
10 then, an island-like semiconductor film is formed. Accordingly, a resist mask is not required to be provided, and so the process can be simplified. As discussed above, the present invention provides a novel means for forming a semiconductor element by combining a method for removing a single conductivity semiconductor film using a metallic mask of a source electrode and a drain electrode to form a source region and a  
15 drain region, and a method, which is specific to a channel protective type, for forming a channel protective film to prevent a channel region from removing. According to the foregoing configuration of present invention, a semiconductor element can be manufactured by using only a metallic mask of a source electrode and a drain electrode without using any resist mask.

20 Before discharging a composite containing a first conductive material over a substrate, a pretreatment such as the formation of a titanium oxide (TiOx) or the like may be conducted at least over the portion provided with a gate electrode layer over the substrate. Accordingly, the adhesiveness between the substrate and a conductive film such as the gate electrode layer formed by droplet discharging can be improved.

25 The gate electrode layer of the drive TFT can be connected to the drain electrode of the switching TFT without forming a contact hole by forming a pillar over the gate electrode layer of the drive TFT in connecting the gate electrode layer of the drive TFT to the drain electrode of the switching TFT.

30 The gate electrode layer of the drive TFT can be connected to the drain electrode of the switching TFT in accordance with the procedure, that is, a contact hole



is formed by using a wiring formed by droplet discharging as a mask in connecting the gate electrode layer of the drive TFT to the drain electrode of the switching TFT, and the contact hole is filled with conductor.

By forming a semiconductor film provided with the insulating film to have a thinner thickness than that of another semiconductor film, an n-type impurity region can be divided into a source region and a drain region completely. By forming the semiconductor film provided with the insulating film to have a thickness of 10 nm or more, enough large channel mobility can be obtained.

By forming the insulating film to have a thickness of 100 nm or more, the function as a channel protective film can be improved and the channel region can be surely prevented from damaging. Accordingly, a stable semiconductor element having high mobility can be provided. Further, to obtain the foregoing advantage, it is effective that the insulating film is formed to have a two-layer structure composed of a first insulating film and a second insulating film, or three or more layered structure.

#### DISCLOSURE OF THE INVENTION

A light-emitting device according to the present invention and a method for manufacturing the light-emitting device are explained with reference to FIGS. 3A to 3E. FIGS. 3A to 3E show cross-sectional structures of FIG. 1A or FIG. 2A taken along line X-X' (at the side of a switching TFT), and Y-Y' (at the side of a drive TFT).

A so-called photocatalytic substance such as titanium (Ti), or a titanium oxide (TiOx); polyimide, acrylic, or heat resistant resin such as siloxane is formed over a substrate 100 at least over a portion provided with a gate electrode layer in a substrate 100. Here, a titanium oxide film 132 is formed. Alternatively, plasma treatment can be carried out. Such pretreatment results to improve the adhesiveness between the substrate 100 and a conductive film (herein gate electrode layers 101 and 102) formed by discharging a composite containing a conductive material. In case of forming a titanium oxide, light-transmittance can be improved. The titanium oxide may be directly formed, or can be formed by baking the conductive film after forming a titanium film. Besides the titanium or the titanium oxide, a photocatalytic substance

such as strontium titanate ( $\text{SrTiO}_3$ ), cadmium selenide ( $\text{CdSe}$ ), potassium tantalate ( $\text{KTaO}_3$ ), cadmium sulfide ( $\text{CdS}$ ), zirconium oxide ( $\text{ZrO}_2$ ), niobium oxide ( $\text{Nb}_2\text{O}_5$ ), zinc oxide ( $\text{ZnO}$ ), ferric oxide ( $\text{Fe}_2\text{O}_3$ ), or tungsten oxide ( $\text{WO}_3$ ), or the like can be formed. The foregoing pretreatment is carried out as much as possible to improve the adhesiveness between the substrate and the conductive film.

In case of carrying out the pretreatment with the surface of the substrate 100, a gate electrode layer 101 of a switching TFT and a gate electrode layer 102 of a drive TFT are formed by discharging a composite containing a first conductive material above the pre-treated portion. Here, the gate electrode layer refers to a layer formed by a single layered or multiple layered conductors including at least a gate electrode portion of a TFT. The gate electrode layers 101, 102 are formed by discharging the composite; and drying the composite at 100 °C for three minutes; then, baking the composite under nitride or oxide atmosphere at 200 to 350 °C for 15 to 30 minutes. However, it is not limited to the foregoing condition.

As the first conductive material, various materials depending on the function of the conductive film can be used. As typical examples are silver (Ag), copper (Cu), gold (Au), nickel (Ni), platinum (Pt), chrome (Cr), tin (Sn), palladium (Pd), iridium (Ir), rhodium (Rh), ruthenium (Ru), rhenium (Re), tungsten (W), aluminum (Al), tantalum (Ta), indium (In), tellurium (Te), molybdenum (Mo), cadmium (Cd), zinc (Zn), iron (Fe), titanium (Ti), silicon (Si), germanium (Ge), zirconium (Zr), barium (Ba), antimony lead, tin oxide antimony, fluoride doped zinc oxide, carbon, graphite, glassy carbon, lithium, beryllium, sodium, magnesium, potassium, calcium, scandium, manganese, zirconium, gallium, niobium, sodium, sodium-potassium alloys, magnesium-copper mixtures, magnesium-silver mixtures, magnesium-aluminum mixtures, magnesium-indium mixtures, aluminum-aluminum oxide mixtures, lithium-aluminum mixtures, or the like, or particles or the like such as silver halide, or dispersible nanoparticles; or indium tin oxide (ITO) used as a conductive film, zinc oxide ( $\text{ZnO}$ ), gallium zinc oxide (GZO) composed of zinc oxide doped with gallium, indium tin oxide (IZO) composed of indium oxide mixed with 2 to 20% of zinc oxide, organic indium, organic tin, titanium nitride, or the like which are used as a conductive film can be used.

Silicon (Si) or silicon oxide (SiO<sub>x</sub>) may be contained in the foregoing conductive material, especially in case that the foregoing material is used for forming a transparent conductive film. For example, a conductive material composed of ITO containing silicon, silicon oxides, or silicon nitride (hereinafter, ITSO) can be used.

5 Further, a desired conductive film may be formed by stacking layers formed by these conductive materials.

The diameter of a nozzle used for a droplet discharging means is set from 0.1 to 50  $\mu\text{m}$  (preferably, 0.6 to 26  $\mu\text{m}$ ), and the discharge quantity of a composite discharged from a discharge opening is set from 0.00001 to 50  $\text{pl}$  (preferably, 0.0001 to 10  $\text{pl}$ ).

10 The discharge quantity is increased with an increase in the diameter of a nozzle. A subject and a discharge opening of a nozzle are preferably close to each other as much as possible to deliver drops at a desired portion. The distance between the subject and the discharge opening is preferably set approximately from 0.1 to 2 mm.

In consideration with the specific resistance value, the composite discharged from a discharge opening is preferably formed by dissolving or dispersing a material of 15 gold, silver, or copper in a solvent. More preferably, low resistant silver or copper may be used. In case of using copper, a barrier film is preferably provided together as a countermeasure against impurities. As the solvent, esters such as butyl acetate or ethyl acetate; alcohols such as isopropyl alcohol or ethyl alcohol; an organic solvent such as 20 methyl ethyl ketone or acetone; or the like can be used. As the barrier film in case of using copper as a wiring, a substance including nitrogen with an insulating property or a conducting property such as silicon nitride, silicon oxynitride, aluminum nitride, titanium nitride, or tantalum nitride (Ta<sub>2</sub>N<sub>5</sub>) may be used to form the barrier film by droplet discharging.

25 A composite used for droplet discharging has preferably viscosity of 300  $\text{mPa}\cdot\text{s}$  or less to prevent desiccation and to be discharged smoothly from a discharge opening. The viscosity, the surface tension, or the like of a composite may be controlled depending on a solvent or application. As an example, a composite formed by dissolving or dispersing ITO, ITSO, organic indium, and organic tin in a solvent has 30 viscosity of from 5 to 50  $\text{mPa}\cdot\text{s}$ , a composite formed by dissolving or dispersing silver

in a solvent has viscosity of from 5 to 20 mPa·s, and a composite formed by dissolving or dispersing gold in a solvent has viscosity of from 10 to 20 mPa·s.

The diameter of a particle of a conductive material is preferably small, preferably 0.1  $\mu\text{m}$  or less to prevent clogging and to manufacture a high-definition pattern although it depends on the diameter of each nozzle, a desired pattern form, or the like. A composite is formed by a known method such as an electrolytic method, an atomization method, or a wet-reduction method to have a grain diameter of from approximately 0.5 to 10  $\mu\text{m}$ . In case that the composite is formed by a gas evaporation method, a nano molecule protected by a dispersing agent has a minute diameter of approximately 7 nm. Further, the nano particle whose surface is covered by a film-forming agent can be stably dispersed in a solvent without aggregation at room temperature, which shows just like the behavior of liquid. Therefore, a film-forming agent is preferably used.

Alternatively, a gate electrode layer may be formed by discharging a composite containing a particle in which a material of a single conductivity type covered by another conductive material. In this instance, a buffer layer is preferably provided between both of the conductive materials. For example, The particle formed by covering Cu by Ag may have the structure in which a buffer layer of Ni or NiB (nickel boron) is provided between the Cu and Ag.

By using actively a gas mixed with oxygen of 10 to 30% in a division pressure ratio in a process for baking a composite containing a conductive material, the resistivity of a conductive film for forming the gate electrode layer can be reduced, and the conductive film can be formed into a thin and smooth film. An outline of the state of changes in a conductive film through a process of baking is given with reference to FIGS. 16A to 16C. FIG. 16A shows the state that nano paste 502 containing a conductive material such as Ag is discharged over a glass substrate 500 by a nozzle 501. The nano paste is formed by dispersing or dissolving a conductive material into an organic solvent. Besides, a dispersing agent or thermosetting resin referred to as binder is also contained in the organic solvent. Especially, the binder can prevent the nano paste from being cracked and being unevenly baked. By the drying and the

baking processes, the organic solvent is evaporated, and a dispersing agent is decomposed to be removed, then, the nano paste is cured and contracted due to the binder, simultaneously. Accordingly, nano particles are fused with each other to cure the nano paste. On this occasion, the nano particles are grown to a size of from several  
5 ten to hundred several ten nm, and the adjoining growing nano particles are welded and linked together to form metal chains. On the other hand, almost the left organic ingredients (approximately 80 to 90 %) are pushed out to the outside of the metal chains. As a result, a conductive film containing metal chains 503 and a film formed by the organic ingredients 504 covering the surface are formed (FIG. 16B). In baking the  
10 nano paste 502 in the presence of nitrogen and oxygen, the film formed by organic ingredients 504 can be removed by the reaction of the oxygen in the gas and carbon, hydrogen, or the like contained in the film formed by organic ingredients 504. In case that oxygen is not contained in the baking atmosphere, the film formed by organic ingredients 504 can be removed by oxygen plasma treatment or the like (FIG. 16C).  
15 As discussed above, the film formed by organic ingredients 504 is removed in accordance with the procedure, that is, the nano paste is baked or dried in the presence of nitrogen and oxygen, and oxygen plasma treatment is carried out. Therefore, the conductive film containing metal chains 503 can be formed into a thin and smooth film, and reduced its resistivity.

20 Further, a solvent in a composite volatilizes by discharging the composite containing a conductive material under reduced pressure, and so the time for the subsequent heat treatment (drying or baking) can be reduced.

In addition to the above-mentioned drying and baking process, treatment for flattening and smoothing the surface can be carried out. As the treatment, CMP  
25 (chemical mechanical polishing); or a method for flattening the conductive film by etching after forming an insulating film having a planarization property over the conductive film (referred to as etched back method).

As the substrate, a substrate formed by an insulator such as a glass substrate, a quartz substrate, or alumina; a plastic substrate having heat resistance capable of  
30 resisting process temperature in the subsequent treatment; or the like can be used. In

this instance, a base insulating film for preventing impurities from diffusing from a substrate such as a silicon oxide ( $\text{SiO}_x$ ), a silicon nitride ( $\text{SiN}_x$ ), a silicon oxynitride ( $\text{SiO}_x\text{N}_y$ ) ( $x > y$ ), silicon nitride oxide ( $\text{SiN}_x\text{O}_y$ ) ( $x > y$ ), or the like, ( $x, y = 1, 2, \dots$ ) may be formed. Alternatively, a metal such as stainless, or a semiconductor substrate  
5 provided with an insulating film such as a silicon oxide or a silicon nitride can be used.

A gate insulating film 103 is formed over the gate electrode layer. The gate insulating layer is formed by a film containing a silicon nitride, a silicon oxide, a silicon nitride oxide, or a silicon oxynitride in a single layer or a laminated-layer by a thin film forming method such as plasma CVD, sputtering, or the like. Here, a silicon oxide  
10 film, a silicon nitride film, and a silicon oxide film are formed as a three-layered structure sequentially over a substrate. However, it is not limited to the structure, the material, and the method.

A semiconductor film 104 is formed over the gate insulating film 103. The semiconductor film is formed by an amorphous semiconductor, a crystalline  
15 semiconductor, or a semiamorphous semiconductor. As these semiconductors, a semiconductor film containing silicon, silicon germanium ( $\text{SiGe}$ ), or the like as its main component can be used. The semiconductor film can be formed by plasma CVD. Preferably the semiconductor film has a thickness of from 10 to 100 nm.

Among the foregoing semiamorphous semiconductors, an SAS  
20 (semiamorphous silicon) is briefly explained. The SAS can be obtained by grow discharge decomposition of a silicide gas. As a typical silicide gas,  $\text{SiH}_4$  can be used. Other silicide gas such as  $\text{Si}_2\text{H}_6$ ,  $\text{SiH}_2\text{Cl}_2$ ,  $\text{SiHCl}_3$ ,  $\text{SiCl}_4$ ,  $\text{SiF}_4$ , or the like can be used. The SAS can be formed easily by diluting the silicide gas with one kind or a plurality of kinds of a rare gas element selected from the group consisting of hydrogen, hydrogen  
25 and helium, argon, krypton, and neon. The dilution rate is preferably in the range of from 10 to 1000 times. Of course, a reaction product for forming a film is formed by grow discharge decomposition at a reduced pressure in the range of approximately from 0.1 to 133 Pa. High frequency power of from 1 to 120 MHz, preferably, from 13 to 60 MHz may be supplied to form the grow discharge. A temperature for heating a  
30 substrate is preferably 300 °C or less, more preferably, from 100 to 200 °C.

An energy band width may be controlled to be from 1.5 to 2.4 eV, or from 0.9 to 1.1 eV by mixing a carbide gas such as  $\text{CH}_4$  or  $\text{C}_2\text{H}_6$ , or a germanium gas such as  $\text{GeH}_4$  or  $\text{GeF}_4$  into the silicide gas.

5 The SAS shows weak n-type electrical conductivity when impurities are deliberately not doped to control a valency electron. This arises from the fact that oxygen is easily mixed into a semiconductor film since grow discharge at higher electricity is carried out than that for forming an amorphous semiconductor. Therefore, it becomes possible that a threshold value can be controlled by doping p-type impurities into the first semiconductor film provided with a channel formation region for a TFT.  
10 simultaneously or after the formation of the film. As impurities imparting p-type, boron can be typically used. An impurity gas of from 1 to 1000 ppm such as  $\text{B}_2\text{H}_6$  or  $\text{BF}_3$  may be mixed into a silicide gas. In case that boron is used as impurities imparting p-type, the boron may have a concentration of from  $1 \times 10^{14}$  to  $6 \times 10^{16}$  atoms/cm<sup>3</sup>. By forming a channel formation region by the foregoing SAS, electron  
15 field-effect mobility of from 1 to 10 cm<sup>2</sup>/V·sec can be obtained.

A crystalline semiconductor film can be obtained in accordance with the following procedure, that is, an amorphous semiconductor film is treated in a solution containing catalyst such as nickel; heat crystallization treatment is carried out at 500 to 750 °C to obtain a crystalline silicon semiconductor film; and laser crystallization is  
20 carried out to improve the crystallinity.

The crystalline semiconductor film can be obtained by forming directly a poly-crystalline semiconductor film by LPCVD (low pressure CVD) using a material gas of disilane ( $\text{Si}_2\text{H}_6$ ) and fluoride germanium ( $\text{GeF}_4$ ). The LPCVD is carried out in the conditions, but not exclusively, that is, a gas flow ratio of  $\text{Si}_2\text{H}_6/\text{GeF}_4=20/0.9$ , a film  
25 forming temperature of from 400 to 500 °C, and a carrier gas of He or Ar.

An n-type semiconductor film 105 is formed over a semiconductor film. As an n-type impurity element, arsenic (As) and phosphorus (P) can be used. In case of forming an n-type semiconductor film, an n-type (n+) silicon film can be formed by the grow discharge decomposition of a mixed gas of  $\text{SiH}_4$ ,  $\text{H}_2$ , and  $\text{PH}_3$  (phosphine) using  
30 plasma CVD. Instead of the n-type semiconductor film 105, a semiconductor film

containing p-type impurity elements such as boron (B) can be formed.

Source electrodes or drain electrodes 106 to 109 are formed by discharging a composite containing a second conductive material over the n-type semiconductor film 105. The second conductive material, a conductive particle structure, a discharge  
5 condition, a drying condition, a baking condition, or the like can be appropriately selected from those explained in the foregoing first conductive material. Further, the first and the second conductive materials and the first and the second particle structures may be the same or different. (FIG. 3A)

The denotation of a source region, a drain region, and an electrode included in  
10 a TFT is changed depending on the polarity of the TFT. In this specification, a source region, a drain region, and the like are denoted for descriptive purposes.

Although not shown, pretreatment for improving the adhesiveness between the n-type semiconductor film 105 and the source electrode 108, and the adhesiveness  
between the n-type semiconductor film 105 and the drain electrode 109 may be  
15 conducted before discharging the composite containing the second conductive material over the n-type semiconductor film 105. The pretreatment may be conducted similar to the way the pretreatment for forming the gate electrode 102.

Source regions or drain regions 110 to 113 are formed by etching the n-type semiconductor film 105 using the source electrodes or the drain electrodes 106 to 109 as  
20 masks. Here, plasma etching is adopted with an etching gas of a chlorine gas such as  $\text{Cl}_2$ ,  $\text{BCl}_3$ ,  $\text{SiCl}_4$ , or  $\text{CCl}_4$ ; a fluoride gas such as  $\text{CF}_4$ ,  $\text{SF}_6$ ,  $\text{NF}_3$ , or  $\text{CHF}_3$ ; or  $\text{O}_2$ . However, it is not limited to the conditions. The etching can be carried out by using atmospheric plasma. In this instance, a mixed gas of  $\text{CF}_4$  and  $\text{O}_2$  is preferably used as an etching gas. In case that the n-type semiconductor film 105 and the semiconductor  
25 film 104 are formed by the same semiconductor, attention needs to be paid to an etching rate and an etching time since the semiconductor film 104 is etched together when the n-type semiconductor film 105 is etched. However, enough mobility as a TFT can be obtained even if a part of the semiconductor film 104 is etched in case that a semiconductor film at a channel forming region is formed to have a thickness of 5 nm  
30 (50Å) or more, preferably, 10 nm (100 Å) or more, more preferably, 50 nm (500 Å) or



more as shown in FIG. 3B.

Insulating films 114, 115 are formed by droplet discharging above the channel region of the semiconductor film 104. Since the insulating films 114, 115 serve as a channel protective film, a composite of heat resistant resin such as siloxane, or a  
5 substance having etching resistivity and insulating property such as acrylic, benzocyclobutene, polyamide, polyimide, benzimidazole, or polyvinyl alcohol is selected as a discharged composite. Siloxane and polyimide are preferably used. To prevent the channel region from being overetched, the insulating film 114 and 115 is formed to have a thickness of 100 nm or more, preferably 200 nm or more. (FIG. 3B)  
10 Therefore, although not shown, the insulating films 114 and 115 may be formed into like a mound over the source electrodes or the drain electrodes 106 to 109.

Then, an island-like semiconductor films 116 and 118 are formed by plasma etching the semiconductor film 104 using the source electrodes or the drain electrodes 106 to 109, and the insulating film 115 as masks. Here, plasma etching is adopted  
15 with an etching gas of a chlorine gas such as  $\text{Cl}_2$ ,  $\text{BCl}_3$ ,  $\text{SiCl}_4$ , or  $\text{CCl}_4$ ; a fluoride gas such as  $\text{CF}_4$ ,  $\text{SF}_6$ ,  $\text{NF}_3$ , or  $\text{CHF}_3$ ; or  $\text{O}_2$ . However, it is not limited to the conditions. The etching can be carried out by using atmospheric plasma. In this instance, a mixed gas of  $\text{CF}_4$  and  $\text{O}_2$  is preferably used as an etching gas. Further, since the insulating films 114 and 115 are formed above the channel regions 117 and 119 in the island-like  
20 semiconductor films 116 and 118, the channel region 117 and 119 is not damaged due to overetching in the foregoing etching process. Hence, a channel protective type TFT (channel stopper type) having stable characteristics and high mobility can be manufactured without any resist mask.

Source wirings or drain wirings 121 to 124 are formed by discharging a  
25 composite containing a third conductive material so as to be in contact with the source electrodes or drain electrodes 106 to 109. A wiring 120 is formed simultaneously with forming the source wirings or drain wirings 121 to 124. The wiring 120 serves as a mask for forming a contact hole of gate-drain, or serves as a wiring of the gate-drain. In case that the pixel electrode 126 is formed after forming the gate insulating film 103  
30 as shown in FIGS. 3A to 3E, a composite is discharged so that the source wirings or the

drain wirings of the drive TFT are connected to the pixel electrode 126. Here, in case of forming a light-emitting element by stacking layers sequentially, the pixel electrode 126 serves as a hole injecting electrode (anode) and the wiring 124 serves as a source wiring. On the other hand, in case of forming a light-emitting element by stacking  
5 layers inversely, the pixel electrode 126 serves as an electron injecting electrode (cathode) and the wiring 124 serves as a drain wiring.

The pixel electrode 126 may be formed after forming the source wiring or the drain wiring as shown in FIG. 8. FIGS. 8A to 8E show the right side diagram is a cross-sectional structure at the side of a drive TFT and the left side diagram is a  
10 cross-sectional structure at the side of a switching TFT.

The third conductive material, a conductive particle structure, a discharge condition, a drying condition, a baking condition, or the like can be appropriately selected from those explained in the foregoing first conductive material. Further, the second and the third conductive materials, and the second and the third particle  
15 structures may be the same or different. The pixel electrode is preferably formed by droplet discharging. As a material for the pixel electrode, a transparent conductive film such as ITO, ITSO, ZnO, GZO, IZO, organic indium, or organic tin is preferably used. (FIG. 3C)

Although not shown, pretreatment for improving the adhesiveness with the  
20 bottom layer can be carried out in forming the source wirings or the drain wirings 121 to 124, and the pixel electrode 126. The pretreatment can be conducted similar to the way of the pretreatment for forming the gate electrode layers 101 and 102.

A contact hole is formed by etching off the gate insulating film 103 at the side of a switching TFT using the wirings 120, 122 as masks. Plasma etching is carried out  
25 with an etching gas of a chlorine gas such as  $\text{Cl}_2$ ,  $\text{BCl}_3$ ,  $\text{SiCl}_4$ , or  $\text{CCl}_4$ ; a fluoride gas such as  $\text{CF}_4$ ,  $\text{SF}_6$ ,  $\text{NF}_3$ , or  $\text{CHF}_3$ ; or  $\text{O}_2$ . However, it is not limited to the condition. Further, the etching can use atmospheric plasma. Thereafter, a composite containing a fourth conductive material is discharged to fill the contact hole and to form a conductor  
125 for connecting the gate-drain. In addition, the third conductive material, a  
30 conductive particle structure, a discharge condition, a drying condition, a baking

condition, or the like can be appropriately selected from those explained in the foregoing first conductive material. Further, the third and the fourth conductive materials and the third and the fourth particle structures may be the same or different. (FIG.3D)

5           A partition wall 127 (referred to as an embankment, bank, or the like) formed by an organic resin film or an inorganic insulating film is selectively formed by droplet discharging over the pixel electrode 126. As the partition wall, heat resistant resin such as siloxane or resin such as polyimide or acrylic is preferably used. Especially, by using siloxane, the subsequent baking process can be carried out at high temperature  
10           to remove sufficiently moisture that has an adverse affect on an electroluminescent element. The partition wall 127 is selectively formed to have an opening portion. The pixel electrode 126 is exposed by the opening portions.

          Then, a layer containing an organic compound (also referred to as electroluminescent layer, hereinafter, "organic compound layer 128") is formed so as to  
15           be in contact with the pixel electrode 126 at an opening of the partition wall 127. The organic compound layer 128 may be formed by a single layer or a laminated-layer. For example, the organic compound layer 128 may have the configuration of a laminated-layer in the case of being seen from the side of a semiconductor element (the side of a pixel electrode): 1) anode\hole injecting layer\hole transporting  
20           layer\light-emitting layer\electron transporting layer\cathode, 2) anode\hole injecting layer\light-emitting layer\electron transporting layer\cathode, 3) anode\hole injecting layer\hole transporting layer\light-emitting layer\electron transporting layer\electron injecting layer\cathode, 4) anode\hole injecting layer\hole transporting layer\light-emitting layer\hole blocking layer\electron transporting layer\cathode, 5)  
25           anode\hole injecting layer\hole transporting layer\light-emitting layer\hole blocking layer\electron transporting layer\electron injecting layer\cathode, or the like. In the case that the light-emitting element is formed to have the foregoing configurations, the light-emitting element is formed by stacking layers sequentially. In this instance, the pixel electrode 126 serves as an anode. On the other hand, in the case that the  
30           light-emitting element is formed to have the configuration in which a cathode is firstly

stacked when being seen from the side of a cathode semiconductor element (the side of a pixel electrode), the light-emitting element is formed by stacking layers inversely. In this instance, the pixel electrode 12 serves as a cathode.

An electron injecting electrode 129 (cathode) is formed to cover the organic compound layer 128 in case of forming a light-emitting element by stacking layers sequentially. In case of a light-emitting element is formed by stacking layers inversely, an anode is formed. The electron injecting electrode 129 can be formed by a known material having a small work function such as Ca, Al, CaF, MgAg, AlLi, or the like. A light-emitting element 200 is formed by overlapping the pixel electrode 126 (here, anode), the organic compound layer 128, and the electron injecting electrode 129 at the opening portion of the partition wall 127. (FIG. 3E)

Moreover, the light-emitting element is preferably packaged so as not to be exposed to the air by an airtight protecting film that is hardly degassed (lamine film, ultraviolet curable resin film, or the like) or cover material. Here, a passivation film 130 is formed to seal the light-emitting element by an opposing substrate 131 (FIG. 3E).

As noted above, according to the present invention, after the source regions or the drain regions 110 to 113 are formed, the portion serving as a channel region is covered by the insulating films 114 and 115 serving as a channel protecting film to form the island semiconductor film. Accordingly, a resist mask is not required, and so the process can be simplified. The present invention provides a novel means for forming a semiconductor element by combining a method, which is specific to a channel etch type, for removing a single conductivity semiconductor film using a metallic mask of a source electrode and a drain electrode to form a source region and a drain region, and a method, which is specific to a channel protective type, for forming a channel protective film to prevent a channel region from removing. A semiconductor element can be manufactured by using only a metallic mask of a source electrode and a drain electrode without using any resist mask according to the foregoing structure. As a result, the process can be simplified, and the costs can be drastically reduced by the saving of materials. The manufacture of a high stable semiconductor element that is used for a light-emitting device can be realized at low costs at high throughput with high yields for

a reduced tact time especially in case that a substrate of more than  $1 \times 1$  m or a twice or three times as large as that is used.

For connecting the gate-drain with each other, a contact hole is formed by using a wiring mask, and the contact hole is filled with a conductor. Accordingly, the gate-drain can be connected with each other without a resist mask.

Since at least a portion provided with a gate electrode layer over a substrate of the semiconductor element according to the present invention is treated with the formation of a titanium oxide film or the like, the adhesiveness between a substrate and a conductive film formed by droplet discharging such as a gate electrode layer can be improved.

The semiconductor film provided with the insulating film is preferably formed to have a thinner thickness than that of another semiconductor film to divide surely the n-type impurity region into a source region and a drain region. Further, to obtain enough large channel mobility, the semiconductor film of a portion provided with the insulating film is preferably formed to have a thickness of 5 nm or more, preferably 10 nm or more.

In the semiconductor element according to the present invention, the insulating films 114 and 115 serving as a channel protective film is formed over the channel regions 117 and 119; accordingly, the channel regions 117 and 119 are not damaged due to overetching in etching the semiconductor film 104. Therefore, the semiconductor element has stable characteristics and high mobility. By forming the insulating film to have a thickness of 100 nm or more, the function of the insulating film as a channel protective film can be surely improved to prevent damages of the channel region. Therefore, a stable semiconductor element having high mobility can be obtained. To obtain the foregoing advantages, it is effective that the insulating film can be formed to have a two-layered structure composed of the first insulating film and the second insulating film, or a multi-layered structure composed of three or more layers.

#### BRIEF DESCRIPTION OF THE DRAWINGS

FIGS. 1A and 1B are a top view and a circuit diagram of a pixel portion of a

light-emitting device according to the present invention, respectively;

FIGS. 2A and 2B are a top view and a circuit diagram of a pixel portion of a light-emitting device according to the present invention, respectively;

FIGS. 3A to 3E are schematic views for showing a manufacturing process of a light-emitting device according to the present invention;

FIGS. 4A to 4E are schematic views for showing a manufacturing process of a light-emitting device according to the present invention;

FIGS. 5A to 5E are schematic views for showing a manufacturing process of a light-emitting device according to the present invention;

FIGS. 6A to 6E are schematic views for showing a manufacturing process of a light-emitting device according to the present invention;

FIGS. 7A to 7E are schematic views for showing a manufacturing process of a light-emitting device according to the present invention;

FIGS. 8A to 8E are schematic views for showing a manufacturing process of a light-emitting device having a planarized film according to the present invention;

FIGS. 9A to 9C are a schematic view for showing a manufacturing process of a light-emitting device having a planarized film according to the present invention;

FIGS. 10A to 10C are a schematic view for showing a manufacturing process of a light-emitting device having a planarized film according to the present invention;

FIGS. 11A to 11D are a schematic view for showing a manufacturing process of a light-emitting device having a planarized film according to the present invention;

FIGS. 12A to 12E are a schematic view for showing a manufacturing process of a light-emitting device having a planarized film according to the present invention;

FIGS. 13A to 13C is a schematic view for showing a manufacturing process of a light-emitting device having a planarized film according to the present invention;

FIGS. 14A and 14B is a schematic view for showing a manufacturing process of a light-emitting device having a planarized film according to the present invention;

FIGS. 15A and 15B is a top view of a pixel portion of a light-emitting device according to the present invention;

FIGS. 16A to 16C are explanatory views for showing a method for

manufacturing a titanium oxide film;

FIGS. 17A to 17C are explanatory views for showing a top emission light-emitting device, a bottom emission light-emitting device, and a dual emission light-emitting device;

5        FIGS. 18A to 18D are schematic view for showing a manufacturing process of a semiconductor device according to the present invention;

FIGS. 19A to 19C are explanatory views for showing examples of an electric appliance according to the present invention;

FIG. 20 shows a configuration of a droplet discharging system;

10       FIGS. 21A and 21B are explanatory views for showing a formation by discharging separately even-numbered and odd numbered wirings using a nozzle with a pitch of n-times as a pixel pitch according to Embodiment Mode;

FIGS. 22A to 22D are explanatory views for showing a formation by discharging with a plurality of nozzles having different discharge opening diameters  
15       according to Embodiment Mode;

FIGS. 23A to 23C are explanatory views for showing a formation by discharging with a plurality of nozzles having different discharge opening diameters according to Embodiment Mode;

FIG. 24 is an explanatory view for showing a formation by discharging with a  
20       plurality of nozzles having different discharge opening diameters according to Embodiment; and

FIGS. 25A to 25C are explanatory views for showing an opening portion filled with a conductive material by discharging with a plurality of nozzles having different discharge opening diameters according to Embodiment Mode.

25

## BEST MODE FOR CARRYING OUT THE INVENTION

### [Embodiment 1]

In Embodiment 1, the case that a substrate is pretreated before forming a gate electrode layer thereover is explained.

30       As the first method, a titanium oxide film 132 can be directly formed over a

substrate 100 as shown in FIG. 3. The titanium oxide film 132 may be formed all over the substrate by spin coating, droplet discharging, spraying, sputtering, CVD, or the like. Thereafter, gate electrode layers 101, 102 are formed over the titanium oxide film 132 by droplet discharging. Accordingly, the adhesiveness between the substrate 100 and the gate electrode layers can be improved by interposing the titanium oxide film 132 therebetween. After forming the gate electrode layers, the titanium oxide film 132 at the periphery of the gate electrode layers may be left or removed by etching. Further, the etching treatment is preferably carried out at atmospheric pressure. In addition, a titanium film may be formed instead of forming the titanium oxide film. Here, the gate electrode layers are formed by stacking Ag/Cu over the titanium oxide film. Alternatively, only Cu may be stacked over the titanium oxide film.

As the second method, a titanium oxide film can be selectively formed by droplet discharging. As the droplet discharging, screen printing or offset printing can be used in addition to ink jetting. Alternatively, sol-gel can be used. Thereafter, a gate electrode layer is selectively formed by droplet discharging over a region of forming a titanium oxide layer or an inner surface of the titanium oxide layer. In addition, a titanium film may be formed instead of forming the titanium oxide film.

As the third method, a titanium film is formed all over a substrate by spin coating, droplet discharging, spraying, sputtering, CVD, or the like; and a composite containing a conductive material for forming a gate electrode layer is selectively formed over the titanium film by droplet discharging (FIG. 16A). Then, the composite is dried and baked. Simultaneously, the titanium film 505 is oxidized. Accordingly, a titanium oxide film 506 is formed at the periphery of the composite. The titanium oxide film is superior in light transmittance. For example, a titanium oxide film is effectively utilized in a bottom emission light-emitting device to emit light from a substrate as shown in FIG. 17B. After forming the titanium film all over a substrate by spin coating, droplet discharging, spraying, sputtering, CVD, or the like, the titanium oxide film may be formed by heat treatment before discharging selectively the composite containing a conductive material for forming a gate electrode layer.

In the foregoing first to third methods, instead of forming the titanium film and



the titanium oxide film, so-called a photocatalyst substance can be used such as strontium titanate ( $\text{SrTiO}_3$ ), cadmium selenide ( $\text{CdSe}$ ), potassium tantalate ( $\text{KTaO}_3$ ), cadmium sulfide ( $\text{CdS}$ ), zirconium oxide ( $\text{ZrO}_2$ ), niobium oxide ( $\text{Nb}_2\text{O}_5$ ), zinc oxide ( $\text{ZnO}$ ), ferric oxide ( $\text{Fe}_2\text{O}_3$ ), tungsten oxide ( $\text{WO}_3$ ), or the like. Alternatively, with respect to oxides, substance before being oxidized (Zr, Nb, Zn, Fe, W, or the like) can be used.

As the fourth method, the adhesiveness between a substrate and a gate electrode layer can be improved by forming polyimide, acrylic, heat resistant resin such as siloxane, or the like over the substrate. These materials may be formed all over the substrate or over a region where the gate electrode layer is formed. In the case of forming the materials all over the substrate, a film left at the periphery of the gate electrode layer may be removed by etching or ashing.

As the fifth method, the adhesiveness can be improved by plasma treatment of all over the substrate or the portion where the gate electrode layer is formed. The plasma treatment is, but not exclusively, carried out under atmospheric pressure preferably.

#### [Embodiment 2]

In Embodiment 2, a light-emitting device having a semiconductor element with another structure according to the present invention is explained with reference to FIGS. 4A to 4E (FIG. 4A to 4E show the right side diagram is a cross-sectional structure at the side of a drive TFT and the left side diagram is a cross-sectional structure at the side of a switching TFT.). The light-emitting device can be manufactured in a manner similar to that explained in the aforementioned Embodiment Mode up to the process of forming a source region and a drain region using a source electrode and a drain electrode as masks, and forming insulating films 114 and 115 above a portion serving as a channel region in a semiconductor film 104 by droplet discharging (FIG. 4B).

Then, island-like semiconductor films 116 and 118 are formed by etching the semiconductor film 104 using source electrodes or drain electrodes 106 to 109, and the insulating films 114 and 115 as masks. And then, island-like semiconductor films 401

and 402 are formed by etching a gate insulating film 103. Both etching are adopted by plasma etching with an etching gas of a chlorine gas such as  $\text{Cl}_2$ ,  $\text{BCl}_3$ ,  $\text{SiCl}_4$ , or  $\text{CCl}_4$ ; a fluoride gas such as  $\text{CF}_4$ ,  $\text{SF}_6$ ,  $\text{NF}_3$ , or  $\text{CHF}_3$ ; or  $\text{O}_2$  are used. However, it is not limited thereto. The etching can be carried out by using atmospheric plasma. In this instance, a mixed gas of  $\text{CF}_4$  and  $\text{O}_2$  is preferably used as an etching gas. Further, since the insulating films 114 and 115 serving as a channel protective film are formed above the channel regions 117 and 119 in the island-like semiconductor films 116 and 118, the channel regions 117 and 119 are not damaged due to overetching in the foregoing etching process. Hence, a channel protective type TFT (channel stopper type) having stable characteristics and high mobility can be manufactured without any resist mask. (FIG. 4C)

A composite containing a third conductive material is discharged so as to be in contact with the source electrodes or the drain electrodes 106 to 109 to form source wirings or drain wirings 121 to 124 (FIG. 4D). Since a gate insulating film is not provided to a contact portion of a gate-drain of a gate electrode layer of a drive TFT, the gate and the drain can be connected with each other by a wiring 122 without forming a contact hole, and so a process can be simplified. However, a cross section portion 1612 of a scanning line 1606, signal lines 1605 and 1607, a capacity portion 1611, and the like are required to be provided with a gate insulating film, accordingly, it is required to provide a mask thereto in etching the gate insulating film. The mask is preferably formed by droplet discharging of polyimide, acrylic, siloxane, or the like.

In case of forming a pixel electrode 126 after etching the gate insulating film 103 as shown in FIG. 4C, a composite is discharged to connect a source wiring or a drain wiring of the driver TFT to the pixel electrode 126. In case that a light-emitting element is formed by stacking layers sequentially (see FIG. 1), the pixel electrode 126 serves as a hole injecting electrode (anode) and the wiring 124 serves as a source wiring. On the other hand, in case that a light-emitting element is formed by stacking layers inversely (see FIG. 2), the pixel electrode 126 serves as an electron injecting electrode (cathode) and the wiring 124 serves as a drain wiring.

The third conductive material, a conductive particle structure, a discharge

condition, a drying condition, a baking condition, or the like can be appropriately selected from those explained in the foregoing first conductive material. Further, the second and the third conductive materials and the second and the third particle structures may be the same or different. The pixel electrode is preferably formed by droplet discharging using a transparent conductive film such as ITO, ITSO, ZnO, GZO, IZO, organic indium, or organic tin.

Although not shown, pretreatment for improving the adhesiveness with a bottom layer may be carried out in forming the source wirings or the drain wirings 121 to 124, and the pixel electrode 126. The pretreatment may be carried out in a manner similar to that for forming the gate electrode layers 101 and 102.

A light-emitting device can be obtained by forming a light-emitting element 200 in a manner similar to that explained in the aforementioned Embodiment Mode or another Embodiments.

### 15 [Embodiment 3]

FIG. 5 illustrates a method for forming a contact hole by etching a gate insulating film 103 with a mask that can be formed by droplet discharging, for forming a semiconductor layer 105 or the like, and for forming source wirings or drain wirings 121 to 124 in order to connect gate-drain. FIG. 5A to 5E show the right side diagram is a cross-sectional structure at the side of a drive TFT and the left side diagram is a cross-sectional structure at the side of a switching TFT. A mask 403 is formed by droplet discharging of, but not exclusively, polyimide, acrylic, siloxane, or the like. By forming a contact hole preliminarily with the mask 403, the gate-drain can be connected with each other at once in forming the wiring 122 (FIG. 5D). A contact hole may be formed by etching selectively by atmospheric plasma without using a mask.

A light-emitting device can be obtained in accordance with another detailed process in a manner similar to that explained in Embodiment Mode or another Embodiments (FIG. 5E).

**[Embodiment 4]**

FIG. 6 illustrates a method for forming a column-like conductor (also referred to as a pillar or plug, hereinafter "pillar 601") that can be formed by droplet discharging to connect a gate to a drain. FIG. 6A to 6E show the right side diagram is a cross-sectional structure at the side of a drive TFT and the left side diagram is a cross-sectional structure at the side of a switching TFT. A conductive material contained in the pillar 601 may be the same as or different from that of a gate electrode layer. In case of being different, for example, the gate electrode layer may be laminated by Ag, and the pillar may be laminated by Cu. In this instance, the foregoing pretreatment such as the formation of a titanium oxide film is preferably carried out to prevent the film peeling of the gate electrode layer.

In the subsequent process, a gate insulating film 103, a semiconductor film 104, and an n-type semiconductor film 105 are formed over the pillar 601. However, these films can be hardly deposited over the pillar 601 since the pillar 601 is formed of projection. If these layers can be deposited, these layers are formed having fairly thinner thicknesses than those formed another region. Therefore, the surface of the pillar is exposed by etching the n-type semiconductor film 105 or the semiconductor film 104. For example, an insulating film over the pillar 601 is removed simultaneously with removing resist, which is formed for the etching, over the pillar 601 by ashing or the like. In case that the gate insulating film is left, the film may be selectively etched by atmospheric plasma or the like. By forming the pillar 601 preliminarily, a gate-drain can be connected with each other at once in forming the wiring 122 (FIG. 6D). Further, a p-type semiconductor film can be used instead of the n-type semiconductor film 105.

The pillar 601 is preferably formed continuously or intermittently by using nozzle having different discharge opening diameters as will hereinafter be described. A light-emitting device can be obtained in accordance with another detailed process in a manner similar to that explained in Embodiment Mode or another Embodiments (FIG. 6E).

**[Embodiment 5]**

FIG. 7 illustrates a method for forming an insulating film 701 (also referred to as an edge cover) that can be formed by droplet discharging in forming source wirings or drain wirings 121 to 124 in the above mentioned Embodiment Mode or another Embodiments. FIG. 7A to 7E show the right side diagram is a cross-sectional structure at the side of a drive TFT and the left side diagram is a cross-sectional structure at the side of a switching TFT. By forming an edge cover, step coverage can be improved and film peeling can be prevented. As the insulating film 701, polyimide, acrylic, siloxane, or the like is preferably formed selectively by droplet discharging. Further, this Embodiment Mode is especially effective for etching the gate insulating film explained in Embodiment 2.

A light-emitting device can be obtained in accordance with another detailed process in a manner similar to that explained in Embodiment Mode or another Embodiments (FIG. 7E). In the aforementioned Embodiment Mode or another Embodiments, the pixel electrode 126 may be formed after forming source wirings or drain wirings 121 to 124 as will described with reference to FIG. 8.

**[Embodiment 6]**

FIGS. 9 to 12 show a method for forming a pixel electrode and a light-emitting element over a planarized film provided over a TFT manufactured according to the present invention.

As the first method, as shown in FIGS. 9A to 9C (FIGS. 9A to 9C show the right side diagram is a cross-sectional structure at the side of a drive TFT and the left side diagram is a cross-sectional structure at the side of a switching TFT.), over the TFT manufactured according to the present invention, a planarized film 901 is selectively formed by droplet discharging, and a wiring 902, which is connected to source wirings or drain wirings 121 to 124, is formed by droplet discharging over the region where the planarized film is not formed. Further, the wiring 902 in a pixel TFT can also serve as a pixel electrode as shown in FIGS. 9A to 9C. Of course, a pixel electrode can be separately formed to connect to the source wiring or the drain wiring. Further, the

wiring 902 and the source or the drain electrode 109 can be directly connected without forming the source wiring or the drain wiring. The source electrode, the drain electrode, the source wiring, and the drain wiring may be formed by all the same conductive material, or different conductive material.

5       The method does not use the concept that a contact hole is formed in a planarized film. However, it seems that a contact hole is formed in appearance. Hence, the method is referred to as loose contact. As the planarized film, an insulating film having an organic resin such as acrylic, polyimide and polyamide, or a Si-O bond and a Si-CH<sub>x</sub> bond, which is formed by organic resin such as acrylic, polyimide, or  
10 polyamide, or a siloxane based material as a starting material, is preferably used.

In case that the pixel electrode is an ITO or an ITSO, light emission efficiency can be improved by forming a barrier film 903 by a silicon nitride film.

A light-emitting device can be obtained in accordance with another process in a manner similar to that explained in Embodiment Mode or another Embodiments (FIGS.  
15 9A to 9C).

As the second method, as shown in FIGS. 10A to 10C (FIGS. 10A to 10C are referred to as pillar contact and show the right side diagram is a cross-sectional structure at the side of a drive TFT and the left side diagram is a cross-sectional structure at the side of a switching TFT.), a pillar 601 is formed by droplet discharging over a source  
20 electrode or a drain electrode 109 of a TFT manufactured according to the present invention. As a conductive material for forming the pillar 601, a similar material for forming the foregoing gate electrode layer or the like can be used. A planarized film 150 is formed over the pillar 601 by droplet discharging or the like. As the planarized film, an insulating film having an organic resin such as acrylic, polyimide and  
25 polyamide, or a Si-O bond and a Si-CH<sub>x</sub> band, which is formed by organic resin such as acrylic, polyimide, or polyamide, or a siloxane based material as a starting material by droplet discharging selectively, is preferably used.

In the case that a planarized film is formed over the pillar, the surface of the planarized film and the pillar is etched by etched back to obtain a pillar having a  
30 planarized surface as shown in a diagram at the center of FIGS. 10A to 10C. A source

wiring and a drain wiring for connecting to a source electrode and a drain electrode are formed over the planarized film by droplet discharging. The source wiring and the drain wiring in the pixel TFT can serve as a pixel electrode as shown in a diagram at the bottom of FIGS. 10A to 10C. Needless to say, the pixel electrode can be formed  
5 separately to connect to the source wiring or the drain wiring. Further, the source electrode, the drain electrode, the pillar 601, the source wiring, and the drain wiring are formed by all the same conductive materials or different conductive materials. The subsequent process for forming a light-emitting element can be carried out in a manner similar to the first method:

10 As the third method, as shown in FIGS. 11A to 11D (FIGS. 11A to 11C show forming a contact using a liquid-shedding organic film, and illustrate the right side diagram is a cross-sectional structure at the side of a drive TFT and the left side diagram is a cross-sectional structure at the side of a switching TFT.), a column-like insulator having liquid-shedding quality with respect to the material of a planarized film 151  
15 (hereinafter, pillar insulator 161) is formed over the source electrode or the drain electrode of the TFT manufactured according to the present invention by droplet discharging; and the planarized film 151 is formed at the periphery of the pillar insulator 161. As a material for the pillar insulator 161, water-soluble organic resin such as PVA (polyvinyl alcohol) is treated in  $CF_4$  plasma, or the like to have liquid-shedding  
20 quality can be used. As the planarized film, an insulating film having an organic resin such as acrylic, polyimide, and polyamide or an insulating film consisting of Si-O bond and a Si-CH<sub>x</sub> band formed by a siloxane based material as a starting material by droplet discharging selectively, is preferably used. After forming the planarized film 151 at the periphery of the pillar insulator 161, the pillar insulator 161 can be easily removed  
25 by water washing treatment, etching, or the like. In case of removing by etching, an anisotropic etching is preferably carried out to prevent a contact hole from being a reverse-taper form. Further, since the pillar insulator such as PVA, or the like has an insulating property, there will arise no problem even if a part of the pillar insulator is left at the sidewall of the contact hole.

30 Thereafter, a source wiring and a drain wiring connected to a source electrode

and a drain electrode via a contact hole are formed by droplet discharging over the planarized film 151. The source wiring or the drain wiring in the pixel TFT can serve as a pixel electrode as shown in a diagram at the bottom of FIGS. 11A to 11D. Needless to say, the pixel electrode can be formed separately to connect to the source wiring or the drain wiring. Further, the source electrode, the drain electrode, the source wiring, and the drain wiring are formed by all the same conductive materials or different conductive materials. In case that a contact hole is formed to have a reverse-taper form due to a removing process of the foregoing pillar insulator, a composite containing a conductive material may be stacked by droplet discharging to fill the contact hole in forming the source wiring and the drain wiring. The subsequent process for forming a light-emitting element can be carried out in a manner similar to the first method.

As the fourth method, as shown in FIGS. 12A to 12E (FIGS. 12A to 12E show forming a contact using a liquid-shedding organic film, and illustrate the right side diagram is a cross-sectional structure at the side of a drive TFT and the left side diagram is a cross-sectional structure at the side of a switching TFT.), a material having liquid-shedding quality 162 (hereinafter, liquid-shedding material 162) with respect to a material of a planarized film 151 is formed over a source electrode and a drain electrode of a TFT manufactured according to the present invention by droplet discharging, spin coating, spraying, or the like; a mask 163 is formed by PVA, polyimide, or the like is formed to the region where a contact hole is to be formed; the liquid-shedding material 162 is removed by using PVA or the like; and a planarized film 151 is formed at the periphery of the left liquid-shedding material. As a material for forming the liquid-shedding material 162, a fluorine silane coupling agent such as FAS (fluoroalkylsilane) or the like can be used. The mask 163 such as PVA, polyimide, or the like may be selectively formed by droplet discharging. The liquid-shedding material 162 can be removed by  $O_2$  etching or atmospheric pressure plasma. Further, the mask 163 formed by PVA can be easily removed by water washing, or the mask 163 formed by polyimide can be easily removed by a stripper N300.

In the state that a part of the liquid-shedding material 162 is left at the region



where a contact hole is to be formed (FIG. 12C), the planarized film 151 is formed by droplet discharging, spin coating, or the like. Since the liquid-shedding material 162 is partly left at the region where a contact hole is to be formed, the planarized film is not formed thereover. Further, the contact hole is not likely to be formed in a reverse-taper shape. As the planarized film, an insulating film having an organic resin such as acrylic, polyimide and polyamide, or a Si-O bond and a Si-CH<sub>3</sub> bond formed by a siloxane based material as a starting material by droplet discharging selectively is preferably used. After forming the planarized film 151, the liquid-shedding material 162 is removed by O<sub>2</sub> ashing or atmospheric pressure.

10        Thereafter, a source wiring or a drain wiring 152 connected to a source electrode or a drain electrode 109 via a contact hole is formed by droplet discharging over the planarized film 151. The source wiring or the drain wiring in the pixel TFT can serve as a pixel electrode as shown in FIG. 12E. Needless to say, the pixel electrode can be formed separately to connect to the source wiring or the drain wiring. Further, the source electrode, the drain electrode, and the source wiring, and drain wiring are formed by all the same conductive materials or different conductive materials. The subsequent process for forming a light-emitting element can be carried out in a manner similar to the first method.

20        In the foregoing first to fourth methods, not shown in FIGS. 9 to 12, the adhesiveness may be improved by interposing a TiOx film or the like by pretreatment between the substrate and the gate electrode layer. The pretreatment can be carried out in case of forming the source wiring, the drain wiring, the pillar, and the pixel electrode. As the pretreatment, the treatment explained in the aforementioned Embodiment Mode and Embodiments can be used.

25        In addition, a passivation film for preventing impurities from dispersing over the TFT is preferably formed over the source electrode and the drain electrode (not shown). The passivation film can be formed by a silicon nitride, a silicon oxide, a silicon nitride oxide, a silicon oxynitride, an aluminum oxynitride; or the other insulating materials such as an aluminum oxide, diamond like carbon (DLC), or carbon containing nitrogen (CN) by a thin film formation method such as plasma CVD,

30

sputtering, or the like. The material may be the same as that used for forming the channel protecting film. Alternatively, these materials can be stacked. Further, the passivation film can be formed by a composite containing particles that are insulating materials by droplet discharging.

5

#### [Embodiment 7]

FIGS. 13 and 14 are cross-sectional views of FIGS. 1 and 2 taken along line of Z-Z' - X-X' - Y-Y'. In case that a terminal portion is required to be etched to leave a gate insulating film, the terminal portion may be removed in a manner similar to that shown in FIGS. 3 and 5. Further, a contact hole of a planarized film can be formed by the method explained in Embodiment 6.

With respect to the terminal portion, as shown in FIGS. 13A and 13B, a gate insulating film is left at the region except a TFT element portion. Therefore, a contact hole is required to be formed to connect a wiring that is formed simultaneously with forming a gate electrode layer to an FPC (Flexible Printed Circuit) 628. The contact hole may be formed by a known method. By pasting the FPC 628 and a terminal electrode 626 over a wiring with an anisotropic conductive film 627 by a known method, the wiring and the FPC 628 can be connected with each other. The terminal electrode 626 is preferably formed by a transparent conductive film. Further, reference numeral 625 denotes sealant for sealing a TFT substrate and an opposing substrate.

15  
20

#### [Embodiment 8]

In a light-emitting device, a capacity portion is formed to hold a voltage between a gate and source of a drive TFT. FIGS. 1 and 2 are top views in which a planarized film is not formed. In case that a light-emitting element is formed by stacking layers sequentially (FIG. 1), a capacity portion 1611 is formed at a gate electrode layer, a gate insulating film, and a source wiring of a drive TFT; or at a pixel electrode having the same electric potential as those of a gate electrode layer, a gate insulating film, and a source wiring of a drive TFT. In case that a light-emitting element is formed by stacking layers inversely (FIG. 2), the capacity portion 1611 can

25  
30

be formed at a gate electrode layer, a gate insulating film, and a source wiring of a drive TFT.

On the other hand, FIG. 15 shows a top view in which a planarized film is not formed. FIGS. 15A and 15B show the state in which a light-emitting element is formed by stacking layers sequentially. A capacity portion can be formed by a gate electrode layer, a gate insulating film, and a source wiring of a drive TFT at the place of the capacity portion 1611 in FIGS. 15A and 15B.

#### [Embodiment 9]

10 In Embodiment 9, the case that an insulating film serving as a channel protecting film is formed by stacking two layers is explained.

As in the state shown FIG. 1B, a source region 112 and a drain region 113 are formed by etching an n-type semiconductor film 105 using a source electrode 108 and a drain electrode 109 as masks (FIG. 18A shows only a cross-sectional surface of a drive TFT). Then, a silicon nitride film 133 is formed all over the surface by CVD, sputtering, or the like. An insulating film 115 is formed by droplet discharging above the region that serves as a channel region of a semiconductor film 104 and over the silicon nitride film 133. Since the insulating film 115 does not only serve as a channel protecting film but also a mask for removing the silicon nitride film 133, the insulating film 115 is formed by discharging a composite of heat resistant resin such as siloxane, or a substance having etching resistivity and insulating property such as acrylic, benzocyclobutene, polyamide, polyimide, benzimidazole, or polyvinyl alcohol, or the like. Siloxane and polyimide are preferably used. To prevent the channel region from being overetched, the silicon nitride film 133 and the insulating film 115 are preferably formed to have a total thickness of 100 nm or more, more preferably, 200 nm or more. (FIG. 18B)

The silicon nitride film 133 is etched off by using the insulating film 115 as a mask to form the insulating films 115, 134, each of which serves as a channel protecting film. The silicon nitride film is etched by plasma etching with an etching gas of a chloride gas as typified by  $\text{Cl}_2$ ,  $\text{BCl}_3$ ,  $\text{SiCl}_4$ ,  $\text{CCl}_4$ , or the like, a fluoride gas as typified

by  $\text{CF}_4$ ,  $\text{SF}_6$ ,  $\text{NF}_3$ ,  $\text{CHF}_3$ , or the like, or  $\text{O}_2$ . However, the etching gas is not limited thereto. The etching treatment can utilize atmospheric pressure plasma.

The two-layered channel protecting film can improve a function as a channel protecting film, certainly prevent the channel region from being damaged, and provide a stable semiconductor element with high mobility. Alternatively, the channel protecting film may be formed by stacking three or more layers. The bottom layer thereof is not limited to a silicon nitride film; an insulating film containing another silicon may be used. Such channel protecting film may be formed by selectively stacking a film capable of being formed into a film by droplet discharging as the insulating film 115.

10 A semiconductor film 104 is etched by using the source electrode 108, a drain electrode 109, and the insulating films 115 and 134 as masks to form an island-like semiconductor film 118. The insulating film 115 and 134 is formed over a channel region 119 in the island-like semiconductor film 118. Accordingly, damages due to overetching in the foregoing etching process can be prevented. Therefore, a channel  
15 protecting (channel stopper) TFT having stable characteristics and high mobility can be manufactured without any resist mask. (FIG. 18C)

A source wiring 123 and a drain wiring 124 are formed by discharging a composite containing the third conductive material to be in contact with the source electrode 108 and the drain electrode 109 in a manner explained in Embodiment Mode.  
20 Further, the source wiring 123 or the drain wiring 124 is connected to a pixel electrode 126. Then, a light-emitting element is formed by a layer containing an organic compound or an inorganic compound (typically, a light-emitting element utilizing electroluminescence). Hence, a thin display such as an active matrix electroluminescent display device that can be controlled by a semiconductor element  
25 manufactured by the foregoing process can be obtained. (FIG. 18D)

#### [Embodiment 10]

In Embodiment 10, a method for forming a conductive film by combining droplet discharging with plating is explained.

30 Firstly, a composite containing Ag are formed by droplet discharging. In this

instance, in case that a thick wiring is formed in a comparative narrow line width of several to ten several  $\mu\text{m}$ , the Ag is required to be discharged over and over. Alternatively, the line width can be increased by soaking a substrate provided with Ag in a plating solution containing Cu, or directly discharging the plating solution over the substrate. Especially, a composite formed by droplet discharging has a lot of unevenness. Accordingly, the plating can be easily carried out. In addition, Cu plating results the reduction of costs from the expensiveness of Ag. A conductive material for forming a wiring by a method according to this Embodiment Mode is not limited to the foregoing kinds.

10 After the Cu plating, the surface of the conductive film having a lot of unevenness is planarized by forming a buffer layer such as NiB or the like. Then, a gate insulating film is preferably formed.

#### [Embodiment 11]

15 In the foregoing Embodiments, a bottom emission light-emitting device shown in FIG. 17B that is manufactured according to the present invention is explained. In Embodiment 11, a top emission light-emitting device shown in FIG. 17A and a dual emission light-emitting device shown in FIG. 17C, each of which is manufactured according to the present invention, are explained.

20 A dual emission light-emitting device is firstly explained. As a material for a hole injecting electrode, a transparent conductive film such as ITO, ITSO, ZnO, IZO, GZO, or the like can be used as in the case with the foregoing Embodiments. In case of using the ITSO as the pixel electrode 126, a plurality of layers of ITSO containing silicon oxides with different concentrations can be stacked. Preferably, a bottom ITSO layer (at the side of a source wiring or a drain wiring) has preferably a low concentration silicon oxide, and a top ITSO layer (at the side of a light-emitting layer) has preferably a high concentration silicon oxide. Accordingly, the connection between the pixel electrode 126 and a TFT can be kept in low resistance, and the hole injection efficiency to an electroluminescent layer can be improved. Of course, the pixel electrode can be formed by stacking the other material and the ITSO (for example,

25

30

an ITO layer and an ITSO layer are sequentially stacked). Alternatively, a lamination layer composed of the further other materials may be formed.

As an electron injecting electrode 143 (cathode), a thin aluminum film with a thickness of 1 to 10 nm, an aluminum film containing traces of Li or the like is used to pass light generated in a light-emitting layer therethrough. Therefore, a dual emission light-emitting device that can emit light generated in a light-emitting element from both of top and bottom surfaces can be obtained. (FIG. 7C)

In FIG. 7, reference numeral 141 denotes a partition wall; 142, an organic compound layer; 144, a passivation film; 145, an opposing substrate; and 146, a light-emitting element.

Next, a top emission light-emitting device is explained with reference to FIG. 7A. In general, a top emission light-emitting device can be obtained in which light can be emitted from the side that is opposite to a substrate (top direction) according to the procedure: the pixel electrode 126 serving as an anode and an electron injecting electrode 143 are counterchanged in a bottom emission light-emitting device, and layers containing organic compounds are inversely stacked to reverse the polarity of a TFT for controlling current (n-type TFT is used). In case that an electrode and layers containing organic compounds are inversely stacked as shown in FIG. 7A, a high stable light-emitting device can be obtained with improved emission efficiency and with low power consumption by forming the pixel electrode 126 to have a lamination structure composed of light-transmitting oxide conductive layers provided different concentrations of silicon oxides. As the electron injecting electrode 143, a metallic electrode having light-reflectivity or the like can be used.

## 25 [Embodiment 12]

As an example of an electric appliance using an electroluminescent panel manufactured according to the foregoing Embodiment Mode or Embodiments, a TV reception set, a portable book (electronic book), and a cellular phone shown in FIG. 19 can be completed.

30 FIG. 19A shows a TV reception set in which a display module 2002 utilizing

liquid crystals or electroluminescent elements is built in a housing 2001; and a receiver 2005 receives general TV broadcasting, and exchanges information one-directionally (a sender to receiver) and bi-directionally (between a sender and a receiver, or between receivers) by connecting to a wireless or a wired communication network via a modem 2004. The TV reception set can be operated by switches built in the housing or a wireless remote control 2006. The remote control 2006 can be provided with a display portion 2007 to display information.

A sub-screen 2008 manufactured by a second display module supplemented with displaying channels or volumes thereon can be provided to the TV reception set in addition to a main-screen 2003. The main-screen 2003 may be manufactured by an electroluminescent display module having a good viewing angle. The sub-screen may be manufactured by a liquid crystal display module that can display images at low power consumption. To place priority on reducing the power consumption, the main-screen 2003 may be manufactured by a liquid crystal display module, and the sub-screen may be manufactured by an electroluminescent display module that enables the sub-screen to flash.

FIG. 19B shows a portable book (electronic book) composed of a main body 3101, display portions 3102 and 3103, a memory medium 3104, operation switches 3105, an antenna 3106, and the like.

FIG. 19C shows a cellular phone. Reference numeral 3001 denotes a display panel, and 3002 denotes an operation panel. The display panel 3001 and the operation panel 3002 are connected with each other via a connecting portion 3003. The angle  $\theta$  can be arbitrarily changed at the connecting portion 3003 between a face provided with a display portion 3004 on the display panel 3001 and a face provided with operation keys 3006 on the operation panel 3002. The cellular phone also comprises a voice output portion 3005, operation keys 3006, a power source switch 3007, a voice input portion 3008, and an antenna 3009.

#### [Embodiment 13]

A light-emitting device according to the present invention is preferably formed

by a droplet discharging system shown in FIG. 20. Firstly, a circuit design is conducted such as a CAD, a CAM, a CAE, or the like, and a desired layout of a thin film and an alignment marker is determined by a circuit design tool 800.

5 Data 801 of a thin film pattern including a designed layout of a thin film and an alignment marker is inputted into a computer 802 for controlling a droplet discharging device via an information network such as a memory medium, a LAN (Local Area Network), or the like. Based on the data 801 of a thin film pattern, a nozzle having a discharge opening with an optimum diameter, or which is connected to a tank for storing the composite including a material for forming the thin film, is selected among  
10 other nozzles (devices for spouting out liquids or gasses from a fine-ended opening) of a droplet discharging means 803; then, a scanning path (moving path) of the droplet discharging means 803 is determined. In case that an optimum nozzle has been determined in advance, only a moving path of the nozzle may be determined.

An alignment marker 817 is formed by photolithography technique or laser  
15 light over a substrate 804 to be provided with the thin film. The substrate provided with an alignment marker is put on a stage 816 in the droplet discharging device, and the position of the alignment marker is detected by a imaging means 805 installed in the device, then, it is inputted as position information 807 into a computer 802 via an image processing device 806. The computer 802 verifies the data 801 of the thin film pattern  
20 designed by a CAD or the like and the position information 807 obtained by the imaging means 805 to conduct alignment of the substrate 804 and the droplet discharging means 803.

Thereafter, the droplet discharging means 803 controlled by a controller 808 discharges a composite 818 according to the determined scanning path, and a desired  
25 thin film pattern 809 is formed. The discharge quantity of the composite can be appropriately controlled by selecting the diameter of a discharge opening. However, the discharge quantity is slightly varied by several conditions such as the moving speed of the discharge opening, the distance between the discharge opening and the substrate, the discharging speed of a composite, the atmosphere of the discharging space, the  
30 temperature or the humidity of the discharging space, or the like. Hence, it is desired



to control these conditions. Optimum conditions are preferably identified in advance by experiments or evaluations, and these results are preferably databased per materials of the composite.

As a thin film pattern data, a circuit diagram or the like of an active matrix TFT substrate used for a liquid crystal display device, an electroluminescent display device, or the like can be nominated. A circuit diagram in a circle of FIG. 20 shows a schematic view for showing a conductive film used for such the active matrix TFT substrate. Reference numeral 821 denotes a so-called gate wiring; 822, a source signal line (second wiring); 823, a pixel electrode, or a hole injecting electrode or an electron injecting electrode; 820, a substrate; and 824, an alignment marker. Of course, a thin film pattern 809 corresponds to the gate wiring 821 in thin film pattern information.

Further, the droplet discharging means 803 has, but not exclusively, an integrated combination of nozzles 810, 811, and 812. Each nozzle has a plurality of discharge openings 813, 814, and 815. The foregoing thin film pattern 809 is formed by selecting a predetermined discharge opening 813 in the nozzle 810.

The droplet discharging means 803 is preferably provided with a plurality of nozzles having different discharge openings, discharge quantity, or nozzle pitches to be able to manufacture thin film patterns having various line widths and to improve tact time. The distances between the discharge openings are preferably narrow as much as possible. Further, a nozzle having a length of 1 m or more is preferably provided to conduct high throughput discharging over a substrate having a size of from  $1 \times 1$  m or more, or a twice or three times as large as that. The droplet discharging means 803 may be retractable to control freely the distance between the discharge openings. To obtain high resolution, that is, to depict a smooth pattern, the nozzle or a head may be leaned. Accordingly, the drawing on a large area such as a rectangular area becomes possible.

Nozzles of the head having different pitches may be provided to one head in parallel. In this instance, discharge opening diameters may be the same or different. In case of the droplet discharging device using a plurality of nozzles as above mentioned, it is required that a waiting position for putting away a nozzle not in use is

provided. The waiting position can be provided with a gas supplying means and a showerhead to substitute the atmosphere in the waiting position for the atmosphere that is the same as the gas of a solvent of the composite. Accordingly, the desiccation can be prevented to some extent. Moreover, a clean unit or the like that supplies clean air to reduce dust in a work place may be provided.

In case that the distances between discharge openings can not be narrowed due to the specifications of the nozzle 803, the pitch of a nozzle may be designed to be integer multiple of a pixel in a display device. Therefore, as shown in FIG. 21A and 21B, a composite can be discharged over the substrate 804 by shifting the nozzle 803.

10 Odd numbered lines are drawn in FIG. 21A and 21B. As the imaging means 805, a camera using a semiconductor element that converts the strong and weak of light to an electric signal such as a CCD (charge coupled device) can be used.

The foregoing method is to scan the fixed substrate 804 on a stage 816 by the droplet discharging means 803 along with the determined path in order to form the thin film pattern 809.

15 On the other hand, the thin film pattern 809 may be formed in the procedure, that is, the droplet discharging means 803 is fixed, and the stage 809 is transported in XYθ directions along with a path determined by the data 801 of a thin film pattern. In case that the droplet discharging means 803 has a plurality of nozzles, it is required to determine a nozzle having a discharge opening with an optimum diameter, which stores a composite containing a material for forming the thin film or which is connected to a tank for storing the composite.

20

Further, a plurality of nozzles having redundancy may be used. For example, when the nozzle 812 (or 811) discharges a composite firstly, discharge conditions may be controlled so that the nozzle 810 discharges a composite simultaneously with the discharge of the nozzle 812 (or 811).

25 Accordingly, a composite can be discharged from the back nozzle 810 despite that the front nozzle has some troubles such as the blockage in the discharge openings, and so it becomes possible at least to prevent wirings from breaking or the like.

The foregoing method uses only one predetermined discharge opening of the nozzle 810 to form the thin film pattern 809. Alternatively, as shown in FIGS. 22 to

30

25, a plurality of nozzles can be used to discharge a composite depending on the line width or thickness of a thin film to be formed.

FIGS. 22 and 23 show that, for example, a pixel electrode pattern 244 is formed over a substrate 240. Here, a droplet discharging means 241 composed of a  
5 three nozzles 251 to 253 having different sizes of  $R_1$ ,  $R_2$ , and  $R_3$  ( $R_1 > R_2 > R_3$ ) is used. Firstly, a composite 245 is discharged by using the nozzle 251 having a discharge opening with a maximum diameter. Next, the nozzle 252 having a discharge opening with a smaller diameter than that of the nozzle 251 is used to discharge selectively a composite 246 at the portion that cannot be drawn by the discharge opening with a  
10 maximum diameter or that is provided especially with unevenness. Thereafter, the surface of the pattern is smoothed as the need arises by selectively discharging a composite 247 with the nozzle 253 having a discharge opening with a minimum diameter. The method can be effectively used to manufacture a comparative big conductor such as a pixel electrode. A planarized pattern with no unevenness can be  
15 manufactured by this method.

FIG. 24 shows the state that a wiring pattern 248 is formed over the substrate 240. As the droplet discharging means, the foregoing nozzles 251 to 253 are used. Since the quantity of each droplet 261 to 263 discharged from these nozzles is different, a pattern with different line widths can be easily manufactured as illustrated in FIG. 24.

20 FIG. 25 shows a method for forming, for example, a conductive film by sequentially discharging a composite to fill an opening portion 213. Reference numeral 210 denotes a substrate; 211, a semiconductor or a conductor; and 212, an insulator. The insulator 212 is provided with an opening 213. The composite is discharged by a droplet discharging means comprising a plurality of nozzles 251 to 253  
25 arranged in a plurality of lines having discharging openings arranged in uniaxial direction at the foregoing each line. The diameter of the opening becomes large toward the bottom to the top. Firstly, the bottom portion of the opening 213 is filled with a composite by the nozzle 253 having a discharge opening with a diameter of  $R_3$ . Then, the opening 213 is filled with a composite up to the middle by the nozzle 252  
30 having a discharge opening with a diameter of  $R_2$ . And then, the opening 213 is filled

with a composite up to the top by the nozzle 251 having a discharge opening with a diameter of  $R_1$ . According to this method, a planarized conductive layer can be formed by discharging a composite to fill the opening. Therefore, the insulator 212 having an opening with a high aspect ratio can be provided with a planarized wiring without generating a void.

As above mentioned, a droplet discharging system used for forming a thin film or a wiring comprises an inputting means for inputting data for showing a thin film pattern; a setting means for setting a moving path of a nozzle for discharging a composite containing a material for forming the thin film; an imaging means for detecting an alignment marker formed over a substrate; and a controlling means for controlling moving path of the nozzle. Therefore, a nozzle or a moving path of a substrate in droplet discharging is required to be accurately controlled. By installing a program for controlling conditions of discharging a composite to a computer for controlling the droplet discharging system, conditions such as a moving speed of a substrate or a nozzle, discharge quantity of a composite, a spout distance, spout speed, a discharge atmosphere, discharge temperature, discharge humidity, heating temperature for a substrate, and the like can be accurately controlled.

Accordingly, a thin film or a wiring having a desired width, thickness, and form can be precisely conducted at a desired portion under a high throughput and a short tact time. Moreover, manufacturing yields of a semiconductor element such as a TFT manufactured by using the thin film or the wiring, a light-emitting device such as a liquid crystal display or an organic electroluminescent display manufactured by using the semiconductor element, an LSI, or the like can be improved. Especially, according to the present invention, a thin film or a wiring can be formed at any portion, and a width, a thickness, and a form of the pattern can be controlled. Therefore, a large area's semiconductor element substrate having the size of from  $1 \times 1$  m or more, or a twice or three times as large as that can be manufactured at low costs in high yields.

## CLAIMS

## 1. A light-emitting device comprising:

at least a first semiconductor element for switching and a second  
5 semiconductor element for driving in one pixel of the light-emitting device;

each of the first semiconductor element for switching and the second  
semiconductor element for driving element comprising:

a layer containing titanium or a titanium oxide formed over a  
substrate;

10 a gate electrode layer formed over the layer;

a gate insulating film formed over the gate electrode layer;

a semiconductor film formed over the gate insulating film;

a source electrode and a drain electrode formed over the  
semiconductor film; and

15 a second insulating film formed above a portion serving as a channel  
region in the semiconductor film;

wherein the source electrode or the drain electrode of the first  
semiconductor element for switching is connected to the gate electrode layer of the  
semiconductor element for driving.

20

## 2. A light-emitting device comprising:

at least a first semiconductor element for switching and a second  
semiconductor element for driving in one pixel of the light-emitting device;

each of the first semiconductor element for switching and the second  
25 semiconductor element for driving comprising:

a layer containing titanium or a titanium oxide formed over a  
substrate;

a gate electrode layer formed over the layer;

a gate insulating film formed over the gate electrode layer;

30

a semiconductor film formed over the gate insulating film;

a source electrode and a drain electrode formed over the semiconductor film; and

a second insulating film formed above a portion serving as a channel region in the semiconductor film;

5 wherein a column-like conductor is formed above a portion of the gate electrode layer of the second semiconductor element for driving, and the source electrode or the drain electrode of the first semiconductor element for switching is connected to the column-like conductor via a wiring.

10 3. A light-emitting device according to Claim 1, wherein the second insulating film has a thickness of 100 nm or more.

4. A light-emitting device according to Claim 2, wherein the second insulating film has a thickness of 100 nm or more.

15 5. A light-emitting device according to Claim 1, wherein a thickness of a portion of the semiconductor film provided with the insulating film is thinner than that of another portion of the semiconductor film, and the thickness of the portion of the semiconductor film provided with the insulating film is 10 nm or more.

20 6. A light-emitting device according to Claim 2, wherein a thickness of a portion of the semiconductor film provided with the insulating film is thinner than that of another portion of the semiconductor film, and the thickness of the portion of the semiconductor film provided with the insulating film is 10 nm or more.

25 7. A light-emitting device according to Claim 1, wherein the second insulating film comprises a material selected from the group consisting of polyimide, acrylic, or a material which has a bond of silicon and oxygen, and which includes at least hydrogen as a substituent, or at least one selected from the group consisting of fluoride, alkyl  
30 group, and aromatic hydrocarbon as the substituent.

8. A light-emitting device according to Claim 2, wherein the second insulating film comprises a material selected from the group consisting of polyimide, acrylic, or a material which has a bond of silicon and oxygen, and which includes at least hydrogen as a substituent, or at least one selected from the group consisting of fluoride, alkyl group, and aromatic hydrocarbon as the substituent.

9. An electroluminescent television device having the light-emitting device according to any one of Claim 1.

10. An electroluminescent television device having the light-emitting device according to Claim 2.

11. An electroluminescent television device having the light-emitting device according to Claim 3.

12. An electroluminescent television device having the light-emitting device according to Claim 4.

13. An electroluminescent television device having the light-emitting device according to Claim 5.

14. A method for manufacturing a light-emitting device having, at least a first semiconductor element for switching and a second semiconductor element for driving in one pixel of the light-emitting device, said method comprising the steps of:

for forming the first semiconductor element for switching and the second semiconductor element for driving,

forming a gate electrode layer by discharging a composite containing a first conductive material over a substrate;

forming a gate insulating film over the gate electrode layer;

- forming a first semiconductor film over the gate insulating film;  
forming a second semiconductor film containing an impurity element having a conductivity type over the first semiconductor film;  
forming a source electrode and a drain electrode by discharging a composite  
5 containing a second conductive material over the second semiconductor film;  
forming a source region and a drain region by removing a part of the second semiconductor film using the source electrode and the drain electrode as a mask;  
forming a second insulating film above a portion serving as a channel region in the semiconductor film;  
10 forming an island-like semiconductor film by removing a part of the semiconductor film using the source electrode, the drain electrode, and the second insulating film as a mask;  
wherein a contact hole is formed by removing at least a part of the gate insulating film over the gate electrode layer of the second semiconductor element for driving; and a wiring for connecting the source electrode or the drain electrode to the  
15 gate electrode layer of the second semiconductor element is formed by discharging a composite containing a third conductive material via the contact hole.

15. A method for manufacturing a light-emitting device having, at least a first  
20 semiconductor element for switching and a second semiconductor element for driving in one pixel of the light-emitting device, said method comprising the steps of:

- for forming the first semiconductor element for switching and the second semiconductor element for driving,

- forming a gate electrode layer by discharging a composite containing a first  
25 conductive material over a substrate;

forming a gate insulating film over the gate electrode layer;

forming a first semiconductor film over the gate insulating film;

forming a second semiconductor film containing an impurity element having a conductivity type over the first semiconductor film;

- 30 forming a source electrode and a drain electrode by discharging a composite



containing a second conductive material over the second semiconductor film;

forming a source region and a drain region by removing a part of the second semiconductor film using the source electrode and the drain electrode as a mask;

5 forming a second insulating film above a portion serving as a channel region in the first semiconductor film;

forming an island-like semiconductor film and an island-like gate insulating film by removing a part of the first semiconductor film and a part of the gate insulating film using the source electrode, the drain electrode, and the second insulating film as a mask;

10 wherein a contact hole is formed by removing at least a part of the second gate insulating film over the gate electrode layer of the second semiconductor element; and a wiring for connecting the source electrode or the drain electrode to the gate electrode layer of the second semiconductor element is formed by discharging a composite containing a third conductive material via the contact hole.

15

16. A method for manufacturing a light-emitting device having, at least a first semiconductor element for switching and a second semiconductor element for driving in one pixel of the light-emitting device, said method comprising the steps of:

20 for forming the first semiconductor element for switching and the second semiconductor element for driving,

forming a gate electrode layer by discharging a composite containing a first conductive material over a substrate;

forming a gate insulating film over the gate electrode layer;

forming a first semiconductor film over the gate insulating film;

25 forming a second semiconductor film containing an impurity element having a conductivity type over the first semiconductor film;

forming a source electrode and a drain electrode by discharging a composite containing a second conductive material over the second semiconductor film;

30 forming a source region and a drain region by removing a part of the second semiconductor film using the source electrode and the drain electrode as a mask;

forming an second insulating film above a portion serving as a channel region in the first semiconductor film;

5 forming an island-like semiconductor film by removing a part of the first semiconductor film using the source electrode, the drain electrode, and the second insulating film as a mask;

wherein a column-like conductor is formed by discharging a composite containing a conductive material which is the same or different from the first conductive material above a part of a gate electrode layer of the second semiconductor element before forming the gate insulating film; and a wiring for connecting the source electrode or the drain electrode to the column-like conductor is formed by discharging a composite containing a third conductive material.

15 17. A method for manufacturing a light-emitting device having, at least a first semiconductor element for switching and a second semiconductor element for driving in one pixel of the light-emitting device, said method comprising the steps of:

for forming the first semiconductor element for switching and the second semiconductor element for driving,

forming a gate electrode layer by discharging a composite containing a first conductive material over a substrate;

20 forming a gate insulating film over the gate electrode layer;

forming a first semiconductor film over the gate insulating film;

forming a second semiconductor film containing an impurity element having a conductivity type over the semiconductor film;

25 forming a source electrode and a drain electrode by discharging a composite containing a second conductive material over the second semiconductor film;

forming a source region and a drain region by removing a part of the second semiconductor film using the source electrode and the drain electrode as a mask;

forming a second insulating film above a portion serving as a channel region in the first semiconductor film;

30 forming an island-like semiconductor film and an island-like gate insulating

film by removing a part of the first semiconductor film and a part of the gate insulating film using the source electrode, the drain electrode, and the insulating film as a mask;

5 wherein a column-like conductor is formed by discharging a composite containing a conductive material which is the same or different from the first conductive material above a part of a gate electrode layer of the second semiconductor element before forming the gate insulating film; and a wiring for connecting the source electrode or the drain electrode to the column-like conductor is formed by discharging a composite containing a third conductive material.

10 18. A method for manufacturing a light-emitting device having, at least a first semiconductor element for switching and a second semiconductor element for driving in one pixel of the light-emitting device, said method comprising the steps of:

for forming the first semiconductor element for switching and the second semiconductor element for driving,

15 forming a gate electrode layer by discharging a composite containing a first conductive material over a substrate;

forming a gate insulating film over the gate electrode layer;

forming a first semiconductor film over the gate insulating film;

20 forming a second semiconductor film containing an impurity element having a conductivity type over the semiconductor film;

forming a source electrode and a drain electrode by discharging a composite containing a second conductive material over the second semiconductor film;

forming a source region and a drain region by removing a part of the second semiconductor film using the source electrode and the drain electrode as a mask;

25 forming a second insulating film above a portion serving as a channel region in the first semiconductor film;

forming an island-like semiconductor film by removing a part of the first semiconductor film using the source electrode, the drain electrode, and the second insulating film as a mask;

30 wherein a wiring is formed by discharging a composite containing a third

conductive material so as to be in contact with the source electrode or the drain electrode; a contact hole is formed by removing at least a part of the gate insulating film over a gate electrode layer of the second semiconductor element using the wiring as a mask; and a conductor for connecting the wiring to the gate electrode layer of the  
5 second semiconductor element by discharging a composite containing a fourth conductive material over the contact hole.

19. A method for manufacturing a light-emitting device having, at least a first semiconductor element for switching and a second semiconductor element for driving in  
10 one pixel of the light-emitting device, said method comprising the steps of:

for forming the first semiconductor element for switching and the second semiconductor element for driving,

forming a gate electrode layer by discharging a composite containing a first  
15 conductive material over a substrate;

forming a gate insulating film over the gate electrode layer;

forming a first semiconductor film over the gate insulating film;

forming a second semiconductor film containing an impurity element having a  
conductivity type over the semiconductor film;

forming a source electrode and a drain electrode by discharging a composite  
20 containing a second conductive material over the second semiconductor film;

forming a source region and a drain region by removing a part of the second semiconductor film using the source electrode and the drain electrode as a mask;

forming a second insulating film above a portion serving as a channel region in  
the first semiconductor film;

25 forming an island-like semiconductor film and an island-like gate insulating film by removing a part of the first semiconductor film and a part of the gate insulating film using the source electrode, the drain electrode, and the second insulating film as a mask;

wherein a wiring which is in contact with the source electrode or the drain  
30 electrode is formed by discharging a composite containing a third conductive material

so as to be in contact with the source electrode or the drain electrode; a contact hole is formed by removing at least a part of the gate insulating film over a gate electrode layer of the second semiconductor element using the wiring as a mask; and a conductor for connecting the wiring to the gate electrode layer of the second semiconductor element by discharging a composite containing a fourth conductive material over the contact hole.

20. A method for manufacturing a light-emitting device according to Claim 7, wherein the second insulating film comprises a material selected from the group consisting of polyimide, acrylic, or a material which has a bond of silicon and oxygen, and which includes at least hydrogen as a substituent, or at least one selected from the group consisting of fluoride, alkyl group, and aromatic hydrocarbon as the substituent.

21. A method for manufacturing a light-emitting device according to Claim 8, wherein the second insulating film comprises a material selected from the group consisting of polyimide, acrylic, or a material which has a bond of silicon and oxygen, and which includes at least hydrogen as a substituent, or at least one selected from the group consisting of fluoride, alkyl group, and aromatic hydrocarbon as the substituent.

22. A method for manufacturing a light-emitting device according to Claim 9, wherein the second insulating film comprises a material selected from the group consisting of polyimide, acrylic, or a material which has a bond of silicon and oxygen, and which includes at least hydrogen as a substituent, or at least one selected from the group consisting of fluoride, alkyl group, and aromatic hydrocarbon as the substituent.

23. A method for manufacturing a light-emitting device according to Claim 10, wherein the second insulating film comprises a material selected from the group consisting of polyimide, acrylic, or a material which has a bond of silicon and oxygen, and which includes at least hydrogen as a substituent, or at least one selected from the group consisting of fluoride, alkyl group, and aromatic hydrocarbon as the substituent.

24. A method for manufacturing a light-emitting device according to Claim 11,  
wherein the second insulating film comprises a material selected from the group  
consisting of polyimide, acrylic, or a material which has a bond of silicon and oxygen,  
5 and which includes at least hydrogen as a substituent, or at least one selected from the  
group consisting of fluoride, alkyl group, and aromatic hydrocarbon as the substituent.

25. A method for manufacturing a light-emitting device according to Claim 12,  
wherein the second insulating film comprises a material selected from the group  
10 consisting of polyimide, acrylic, or a material which has a bond of silicon and oxygen,  
and which includes at least hydrogen as a substituent, or at least one selected from the  
group consisting of fluoride, alkyl group, and aromatic hydrocarbon as the substituent.

26. An electroluminescent television device having a light-emitting device  
15 manufactured by the method for manufacturing according to Claim 7.

27. An electroluminescent television device having a light-emitting device  
manufactured by the method for manufacturing according to Claim 8.

20 28. An electroluminescent television device having a light-emitting device  
manufactured by the method for manufacturing according to Claim 9.

29. An electroluminescent television device having a light-emitting device  
manufactured by the method for manufacturing according to Claim 10.

25

30. An electroluminescent television device having a light-emitting device  
manufactured by the method for manufacturing according to Claim 11.

31. An electroluminescent television device having a light-emitting device  
30 manufactured by the method for manufacturing according to Claim 12.

32. An electroluminescent television device having a light-emitting device manufactured by the method for manufacturing according to Claim 13.

5 33. A light-emitting device comprising:

at least a first semiconductor element for switching and a second semiconductor element for driving in one pixel of the light-emitting device;

wherein the first semiconductor element for switching and the second semiconductor element for driving element comprising:

10 a layer containing titanium or a titanium oxide formed over a substrate;

a gate electrode layer formed over the layer;

a gate insulating film formed over the gate electrode layer;

a semiconductor film formed over the gate insulating film;

15 a source electrode and a drain electrode formed over the semiconductor film; and

a second insulating film formed above a portion serving as a channel region in the semiconductor film.

20 34. A method for manufacturing a light-emitting device having, at least a first semiconductor element for switching and a second semiconductor element for driving in one pixel of the light-emitting device, said method comprising the steps of:

for forming the first semiconductor element for switching and the second semiconductor element for driving,

25 forming a gate electrode layer by discharging a composite containing a first conductive material over a substrate;

forming a gate insulating film over the gate electrode layer;

forming a semiconductor film over the gate insulating film;

30 forming a semiconductor film containing an impurity element having a conductivity type over the semiconductor film;

forming a source electrode and a drain electrode by discharging a composite containing a second conductive material over the semiconductor film containing a single conductivity impurity element;

5 forming a source region and a drain region by removing a part of the semiconductor film containing a single conductivity impurity element using the source electrode and the drain electrode as a mask;

forming a second insulating film above a portion serving as a channel region in the semiconductor film;

10 forming an island-like semiconductor film by removing a part of the semiconductor film using the source electrode, the drain electrode, and the second insulating film as a mask.

35. A method for manufacturing a light-emitting device having, at least a first semiconductor element for switching and a second semiconductor element for driving in one pixel of the light-emitting device, said method comprising the steps of:

15 for forming the first semiconductor element for switching and the second semiconductor element for driving,

forming a gate electrode layer by discharging a composite containing a first conductive material over a substrate;

20 forming a gate insulating film over the gate electrode layer;

forming a semiconductor film over the gate insulating film;

forming a semiconductor film containing an impurity element having a conductivity type over the semiconductor film;

25 forming a source electrode and a drain electrode by discharging a composite containing a second conductive material over the semiconductor film containing an impurity element having a conductivity type;

forming a source region and a drain region by removing a part of the semiconductor film containing an impurity element having a conductivity type using the source electrode and the drain electrode as a mask;

30 forming a second insulating film above a portion serving as a channel region in



the semiconductor film;

forming an island-like semiconductor film and an island-like gate insulating film by removing a part of the semiconductor film using the source electrode, the drain electrode, and the insulating film as a mask.

5

10

15

---


20

25


30



2/26




**Fig.2A**



**Fig.2B**

3/26



4/26




FIG. 4A




FIG. 4B




FIG. 4C




FIG. 4D




FIG. 4E

5/26





FIG. 5A




FIG. 5B




FIG. 5C




FIG. 5D







FIG. 5E



6/26




FIG. 6A




FIG. 6B




FIG. 6C




FIG. 6D




FIG. 6E

7/26




FIG. 7A




FIG. 7B




FIG. 7C




FIG. 7D





FIG. 7E



8/26




**X**


**X' Y**

**Y**


FIG. 8A




**FIG.8B**



**FIG.8C**



**FIG.8D**



**FIG.8E**

9/26




FIG. 9A




FIG. 9B




FIG. 9C

10/26




FIG. 10A




FIG. 10B








FIG. 10C

11/26



12/26




FIG. 12A



FIG. 12B




FIG. 12C




FIG. 12D




FIG. 12E




FIG. 13A




FIG. 13B




FIG. 13C

14/26




FIG. 14A




FIG. 14B

terminal portion      wiring cross section portion      GI contact portion      switching TFT      drive TFT      light-emitting element

625

628

627

626





16/26




FIG.16A

drying and baking




FIG.16B

baking in the atmosphere containing oxygen  
or oxygen plasma treatment




FIG.16C

17/26




FIG.17A




FIG.17B




FIG.17C

18/26




FIG. 18A




FIG. 18B




FIG. 18C




FIG. 18D




FIG. 19A




FIG. 19B






FIG. 19C

20/26



21/26



22/26




FIG. 22A




FIG. 22B




FIG. 22C




FIG. 22D

23/26




FIG. 23A




FIG. 23B




FIG. 23C



24/26




FIG. 24

25/26




FIG. 25A




FIG. 25B




FIG. 25C

## 26/26

## DESCRIPTION OF NUMERALS

100:Substrate, 101-102:Gate electrode layer, 103:Gate insulating film, 104:Semiconductor film, 105:N-type semiconductor film, 106-109:Source or drain electrode, 110-113:Source or drain region, 114-115:Insulating film, 116:Island-like semiconductor film, 117:Channel region, 118:Island-like semiconductor film, 119:Channel region, 120:Wiring, 121-124:Source or drain wiring, 125:Conductor, 126:Pixel electrode, 127:Partition wall, 128:Organic compound layer, 129:Electron injecting electrode, 130:Passivation film, 131:Opposing substrate, 132:Titanium oxide film, 133:Silicon nitride film, 134:Insulating film, 141:Partition wall, 142:Organic compound layer, 143:Electron injecting electrode, 144:Passivation film, 145:Opposing substrate, 146:Light-emitting element, 150:Planarized film, 151:Planarized film, 152:Source or drain wiring, 161:Pillar insulator, 162:Liquid-shedding material, 163:Mask, 200:Light-emitting element, 210:Substrate, 211:Semiconductor or Conductor, 212:Insulator, 500:Glass substrate, 501:Nozzle, 502:Nano paste, 503:Conductor containing metal chains, 504:Film formed by organic ingredients, 626:Terminal electrode, 627:Anisotropic conductive film, 628:FPC, 652:Terminal portion, 654:Pixel TFT, 800:Circuit design tool, 801:Data of thin film pattern, 802:Computer, 805:Imaging means, 806:Image processing device, 807:Position information of alignment marker, 808:Controller, 816:XYθ stage, 817:Alignment marker, 819:Database, 2001:Housing, 2002:Display module, 2003:Main-screen, 2004:Modem, 2005:Receiver, 2006:Wireless remote control, 2007:Display portion, 2008:Sub-screen, 3001:Display panel, 3002:Operation panel, 3003:Connecting portion, 3004:Display portion, 3005:Voice output portion, 3006:Operation key, 3007:Power source switch, 3008:Voice input portion, 3009:Antenna, 3101:Main body, 3102:Display portion, 3103:Display portion, 3104:Memory medium, 3105:Operation switch, 3106:Antenna

## INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP2004/016809

**A. CLASSIFICATION OF SUBJECT MATTER**Int.Cl<sup>7</sup> G09F9/30, H05B33/10, H05B33/14, H01L29/786, H01L21/288, H01L21/3205

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)

Int.Cl<sup>7</sup> G09F9/30, H05B33/10-33/28, H01L29/786, H01L21/288, H01L21/3205

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Japanese Utility Model Gazette 1922-1996, Japanese Publication of Unexamined Utility Model Applications 1971-2005, Japanese Registered Utility Model Gazette 1994-2005, Japanese Gazette Containing the Utility Model 1996-2005

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	JP 7-312290 A (NEC CORPORATION) 1995.11.28 paragraph [0037]-[0047], figs. 2,3 & US 5747930 A1 & EP 684753 A1	1-13, 20-33
Y	JP 11-112001 A (SEMICONDUCTOR ENERGY LABORATORY CO., LTD.) 1999.04.23 paragraph [0136]-[0142], fig. 10 paragraph [0174] paragraph [0065]	2, 7-13, 20-32 3, 4 5, 6
A	paragraph [0136]-[0142], fig. 10 & US 6013930 A1 & US 2001049163 A1	14-19, 34, 35
Y	JP 2003-058077 A (FUJI PHOTO FILM CO., LTD.) 2003.02.28 whole document (family:none)	1-13, 20-33

☒ Further documents are listed in the continuation of Box C.☐ See patent family annex.

\* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&amp;" document member of the same patent family

Date of the actual completion of the international search

04.02.2005

Date of mailing of the international search report

01.3.2005

Name and mailing address of the ISA/JP

Japan Patent Office

3-4-3, Kasumigasaki, Chiyoda-ku, Tokyo 100-8915, Japan

Authorized officer

Hajime Kitagawa

Telephone No. +81-3-3581-1101 Ext. 3274

2M

9804

## INTERNATIONALSEARCHREPORT

International application No.

PCT/JP2004/016809

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	JP 2000-206509 A (ALPS ELECTRIC CO., LTD.) 2000.07.28 paragraph [0018] (family:none)	7,8,20-25

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION  
International Bureau




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6 : <b>G09G 3/10</b>		A1	(11) International Publication Number: <b>WO 98/48403</b>
			(43) International Publication Date: 29 October 1998 (29.10.98)
(21) International Application Number: PCT/US98/08367		(81) Designated States: JP, KR, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).	
(22) International Filing Date: 23 April 1998 (23.04.98)			
(30) Priority Data:		Published	
60/044,174	23 April 1997 (23.04.97) US	With international search report.	
09/064,696	22 April 1998 (22.04.98) US	Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.	
09/064,697	22 April 1998 (22.04.98) US		
(71) Applicant: SARNOFF CORPORATION [US/US]; 201 Washington Road, CN-5300, Princeton, NJ 08543-5300 (US).			
(72) Inventors: DAWSON, Robin, Mark, Adrian; 184 Coppermine Road, Princeton, NJ 08540 (US). KANE, Michael, Gillis; 44 Robin Drive, Skillman, NJ 08558 (US). HSU, James, Ya-Kong; 7107 Hana Road, Edison, NJ 08817 (US). HSUEH, Fu-Lung; 14 Kinglet Drive South, Cranbury, NJ 08512 (US). IPRI, Alfred, Charles; 7 Cotswold Lane, Princeton, NJ 08540 (US). STEWART, Roger, Green; 3 Ski Drive, Neshanic Station, NJ 08853 (US).			

(54) Title: ACTIVE MATRIX LIGHT EMITTING DIODE PIXEL STRUCTURE AND METHOD

(57) Abstract

A LED pixel structure (200, 300, 400, 600, 700) that reduces current nonuniformities and threshold voltage variations in a "drive transistor" of the pixel structure is disclosed. The LED pixel structure incorporates a current source for loading data into the pixel via a data line. Alternatively, an auto zero voltage is determined for the drive transistor prior to the loading of data.



**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	ME	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakhstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

-1-

## ACTIVE MATRIX LIGHT EMITTING DIODE PIXEL STRUCTURE AND METHOD

This application claims the benefit of U.S. Provisional Application  
5 No. 60/ 044, 174 filed April 23, 1997, which is herein incorporated by  
reference.

This invention was made with U.S. government support under  
contract number F33615-96-2-1944. The U.S. government has certain  
10 rights in this invention.

The invention relates to an active matrix light emitting diode pixel  
structure. More particularly, the invention relates to a pixel structure  
that reduces current nonuniformities and threshold voltage variations in  
15 a "drive transistor" of the pixel structure and method of operating said  
active matrix light emitting diode pixel structure.

BACKGROUND OF THE DISCLOSURE

Matrix displays are well known in the art, where pixels are  
20 illuminated using matrix addressing as illustrated in FIG. 1. A typical  
display 100 comprises a plurality of picture or display elements (pixels) 160  
that are arranged in rows and columns. The display incorporates a  
column data generator 110 and a row select generator 120. In operation,  
each row is sequentially activated via row line 130, where the  
25 corresponding pixels are activated using the corresponding column lines  
140. In a passive matrix display, each row of pixels is illuminated  
sequentially one by one, whereas in an active matrix display, each row of  
pixels is first loaded with data sequentially.

With the proliferation in the use of portable displays, e.g., in a  
30 laptop computer, various display technologies have been employed, e.g.,  
liquid crystal display (LCD) and light-emitting diode (LED) display. An  
important distinction between these two technologies is that a LED is an  
emissive device which has power efficiency advantage over non-emissive  
devices such as (LCD). In a LCD, a fluorescent backlight is on for the  
35 entire duration in which the display is in use, thereby dissipating power



-2-

even for "off" pixels. In contrast, a LED (or OLED) display only illuminates those pixels that are activated, thereby conserving power by not having to illuminate "off" pixels.

Although a display that employs an OLED pixel structure can  
5 reduce power consumption, such pixel structure may exhibit nonuniformity in intensity, which is attributable to two sources, threshold voltage drift of the drive transistor and transistor nonuniformity due to manufacturing. However, it has been observed that the brightness of the OLED is proportional to the current passing through the OLED.

10 Therefore, a need exists in the art for a pixel structure and concomitant method that reduces current nonuniformities and threshold voltage variations in a "drive transistor" of the pixel structure.

#### SUMMARY OF THE INVENTION

15 In one embodiment of the present invention, a current source is incorporated in a LED (OLED) pixel structure that reduces current nonuniformities and threshold voltage variations in a "drive transistor" of the pixel structure. The current source is coupled to the data line, where a constant current is initially programmed and then captured.

20 In an alternate embodiment, the constant current is achieved by initially applying a reference voltage in an auto-zero phase that determines and stores an auto zero voltage. The auto zero voltage effectively accounts for the threshold voltage of the drive transistor. Next, a data voltage which is referenced to the same reference voltage is now  
25 applied to illuminate the pixel.

In an another alternate embodiment, a resistor is incorporated in a LED (OLED) pixel structure to desensitize the dependence of the current passing through the OLED to the threshold voltage of the drive transistor.

#### BRIEF DESCRIPTION OF THE DRAWINGS

30 The teachings of the present invention can be readily understood by considering the following detailed description in conjunction with the accompanying drawings, in which:

FIG. 1 depicts a block diagram of a matrix addressing interface;

-3-

FIG. 2 depicts a schematic diagram of an active matrix LED pixel structure of the present invention;

FIG. 3 depicts a schematic diagram of an alternate embodiment of the present active matrix LED pixel structure;

5      FIG. 4 depicts a schematic diagram of another alternate embodiment of the present active matrix LED pixel structure;

FIG. 5 depicts a block diagram of a system employing a display having a plurality of active matrix LED pixel structures of the present invention;

10      FIG. 6 depicts a schematic diagram of an alternate embodiment of the active matrix LED pixel structure of FIG. 2; and

FIG. 7 depicts a schematic diagram of an alternate embodiment of an active matrix LED pixel structure of the present invention.

15      To facilitate understanding, identical reference numerals have been used, where possible, to designate identical elements that are common to the figures.

### DETAILED DESCRIPTION

FIG. 2 depicts a schematic diagram of an active matrix LED pixel structure 200 of the present invention. In the preferred embodiment, the active matrix LED pixel structure is implemented using thin film transistors (TFTs), e.g., transistors manufactured using amorphous or poly-silicon. Similarly, in the preferred embodiment, the active matrix LED pixel structure incorporates an organic light-emitting diode (OLED).  
20 Although the present pixel structure is implemented using thin film transistors and an organic light-emitting diode, it should be understood that the present invention can be implemented using other types of transistors and light emitting diodes. For example, if transistors that are manufactured using other materials exhibit the threshold nonuniformity  
25 as discussed above, then the present invention can be employed to provide a constant current through the lighting element.  
30

Although the present invention is illustrated below as a single pixel or pixel structure, it should be understood that the pixel can be employed with other pixels, e.g., in an array, to form a display. Furthermore,

although the figures below illustrate specific transistor configuration, it should be understood that the source of a transistor is relative to the voltage sign.

Referring to FIG. 2, pixel structure 200 comprises three PMOS transistors 240, 250, 260, a NMOS transistor 270, a capacitor 280 and a LED (OLED) 290 (light element). A select line 210 is coupled to the gate of transistors 240, 250 and 270. A data line is coupled to the source of transistor 250 and a  $+V_{DD}$  line is coupled to the drain of transistor 270. One electrode of the OLED 290 is coupled to the drain of transistors 240 and 260. The source of transistor 240 is coupled to the gate of transistor 260 and to one terminal of capacitor 280. Finally, the drain of transistor 250, the source of transistor 270, the source of transistor 260 and one terminal of the capacitor 280 are all coupled together.

The present pixel structure 200 provides a uniform current drive in the presence of a large threshold voltage ( $V_t$ ) nonuniformity. In other words, it is desirable to maintain a uniform current across the OLED, thereby ensuring uniformity in the intensity of the display.

More specifically, the OLED pixel structure is operated in two phases, a load data phase and a continuous illuminating phase.

#### Load Data Phase:

A pixel structure 200 can be loaded with data by activating the proper select line 210. Namely, when the select line is set to "Low", transistor P4 (240) is turned "On", where the voltage on the anode side of the OLED 290 is transmitted to the gate of the transistor P2 (260). Concurrently, transistor P1 (250) is also turned "ON" so that the constant current from the data line 220 flows through both the transistor P2 (260) and the OLED 290. Namely, the transistor 260 must turn on to sink the current that is being driven by the current source 230. The current source 230 that drives the data line is programmed by external data. The gate to source voltage of transistor 260 (drive transistor) will then settle to a voltage that is necessary to drive the current. Concurrently, transistor N1 (270) is turned "Off", thereby disconnecting the power supply  $+V_{DD}$  from the OLED 290. The constant current source 230 will also self-adjust the

-5-

source-to-gate voltage to accommodate a fixed overdrive value (voltage) for transistor 260 and will compensate the threshold variation on the polysilicon TFT 260. The overdrive voltage is representative of the data. In turn, the data is properly stored on the storage capacitor Cs 280. This  
5 completes the load or write cycle for the data.

#### Continuous Illuminating Phase:

When the select line is set "High", both transistors of P1 (250) and P4 (240) are turned "Off" and the transistor N1 (270) is turned "On".  
10 Although the source voltage of the transistor 260 may vary slightly, the source-to-gate voltage of the transistor 260 controls the current level during the illumination cycle. The  $V_{sg}$  of transistor 270 across the capacitor 280 cannot change instantaneously. Thus, the gate voltage on transistor 260 will track with its source voltage such that the source-to-  
15 gate voltage is maintained the same throughout the entire Load and Illumination phases. The leakage current of polysilicon TFT and voltage resolution required for gray scale luminance of OLED will determine the size of storage capacitor needed for holding a valid data for a frame time. In the preferred embodiment, the capacitor is on the order of  
20 approximately .25 pf. Namely, the capacitor must be large enough to account for the current leakage of transistor 260. This completes the pixel operation for the illumination phase.

It should be noted that each data/column line 220 has its own  
25 programmed constant current source 230. During the illumination phase, the subsequent programmed current source on the data lines feeds through and loads the next rows of all pixels, while the pixels of previous rows are operating in the illumination phase for the whole frame time. Thus, this pixel structure of FIG. 2 requires only 3 PMOS transistors and  
30 1 NMOS transistor with 2.5 lines. (select line, data line-current source and VDD voltage supply which can be shared with adjacent pixels).

Alternatively, FIG. 6 illustrates an implementation where the pixel structure of FIG. 2 is implemented with all PMOS transistors, which will provide economy for using either PMOS or NMOS processes only. The

NMOS transistor N1 is replaced with a PMOS P3 transistor 610. However, an additional line (control line) 620 is coupled to the gate of transistor 610 for addressing the additional PMOS transistor, thereby requiring a total of 3.5 lines, i.e., an additional voltage supply for controlling the additional  
5 PMOS gate.

In sum, the pixel structures of FIG. 2 and FIG. 6 are designed to compensate the threshold variation of both polysilicon TFT and the OLED by self-adjusting/tracking mechanism on  $V_{sg}$  of transistor 260 and by supplying a constant current source through the OLED 290. In fact, the  
10 pixel structures of FIG. 2 and FIG. 6 are able to accomplish proper operation during both Load and Illumination phases with hard voltage supply. These pixel structures can be implemented to design high-quality OLED displays with good gray scale uniformity and high lifetime despite instabilities in either the OLED or the pixel polysilicon TFT.

15 FIG. 3 illustrates an alternate embodiment of the present active matrix pixel structure. In this alternate embodiment, the data line voltage is converted into a current within the pixel structure without the need of a voltage-to-current converter such as the implementation of a current source as discussed above in FIGs. 2 and 6.

20 Referring to FIG. 3, pixel structure 300 comprises four PMOS transistors (360, 365, 370, 375), two capacitors 350 and 355 and a LED (OLED) 380. A select line 320 is coupled to the gate of transistor 360. A data line 310 is coupled to the source of transistor 360 and a  $+V_{DD}$  line is coupled to the source of transistor 365 and one terminal of capacitor 355.  
25 An auto-zero line 330 is coupled to the gate of transistor 370 and an illuminate line is coupled to the gate of transistor 375. One electrode of the OLED 280 is coupled to the drain of transistor 375. The source of transistor 375 is coupled to the drain of transistors 365 and 370. The drain of transistor 360 is coupled to one terminal of capacitor 350. Finally, the gate  
30 of transistor 365, the source of transistor 370, one terminal of the capacitor 350 and one terminal of the capacitor 355 are all coupled together.

More specifically, FIG. 3 illustrates a pixel structure 300 that is operated in three phases: 1) an auto-zero phase, 2) a load data phase and 3) an illuminating phase.

Auto-Zero:

When auto-zero line 330 and the illuminate line 340 are set to "Low", transistor P2 (375) and P3 (370) are turned "On" and the voltage on the drain side of transistor P1 (365) is transmitted to the gate and is temporarily connected as a diode. The data line 310 is set to a "reference voltage" and the select line 320 is set to "Low". The reference voltage can be arbitrarily set, but it must be greater than the highest data voltage.

Next, the illuminate line 340 is set to "High", so that transistor P2 375 is turned "Off". The pixel circuit now settles to a threshold of the transistor P1 365 (drive transistor), thereby storing a voltage (an auto-zero voltage) that is the difference between the reference voltage on the data line and the threshold voltage of the transistor P1 365 on the capacitor C<sub>s</sub> 350. This sets the gate voltage, or more accurately V<sub>SG</sub> of transistor 365 to the threshold voltage of transistor 365. This, in turn, will provide a fixed overdrive voltage on transistor P1 (365) regardless of its threshold voltage variation. Finally, Auto Zero line 330 is set to "High", which isolates the gate of transistor P1 365. The purpose of auto-zero is henceforth accomplished.

Load Data Phase:

At the end of the Auto Zero phase, the select line was set "Low" and the data line was at a "reference voltage". Now, the data line 310 is set to a data voltage. This data voltage is transmitted through capacitor C<sub>c</sub> 350 onto the gate of transistor P1 (365). Next, the select line is set "High". Thus, the V<sub>SG</sub> of transistor 365 provides transistor 365 with a fixed overdrive voltage for providing a constant current level. This completes the load data phase and the pixel is for illumination.

Continuously Illuminating Data Phase During Deselect Row Phase:

With the data voltage stored on the gate of transistor P1 (365), the illuminate line 340 is set to "Low", thereby turning "On" transistor P2 375. The current supplied by the transistor P1 365, is allowed to flow through

the OLED 380. In sum, the transistor 365 behaves like a constant current source. This completes the Illumination phase.

FIG. 4 illustrates another alternate embodiment of the present active matrix pixel structure. In this alternate embodiment, the data line voltage is also converted into a current within the pixel structure without the need of a voltage-to-current converter such as the implementation of a current source as discussed above in FIGs. 2, and 6.

Referring to FIG. 4, pixel structure 400 comprises three PMOS transistors (445, 460, 465), two capacitors 450 and 455 and a LED (OLED) 470. A select line 420 is coupled to the gate of transistor 445. A data line 410 is coupled to the source of transistor 445 and a VSWP line is coupled to the source of transistor 460 and one terminal of capacitor 455. An auto-zero line 430 is coupled to the gate of transistor 465. One electrode of the OLED 470 is coupled to the drain of transistors 465 and 460. The drain of transistor 445 is coupled to one terminal of capacitor 450. Finally, the gate of transistor 460, the source of transistor 465, one terminal of the capacitor 450 and one terminal of the capacitor 455 are all coupled together.

More specifically, FIG. 4 illustrates a pixel structure 400 that is also operated in three phases: 1) an auto-zero phase, 2) a load data phase and 3) an illuminating phase.

#### Auto-Zero ( By VSWP ) Phase:

VSWP (voltage switching supply) is set to a "lower voltage" by the amount " $\Delta V$ ", where the lower voltage is selected such that the OLED 470 is trickling a small amount of current (depending on the OLED characteristic, e.g., on the order of nanoamp). The lower voltage is coupled through onto the gate of transistor P1 (460)  $V_{G(P1)}$  without dilution due to the floating node between the transistor P4 (445) and  $C_c$  (450) coupling capacitor. When Auto Zero line 430 is then set to "Low", the transistor P1 (460) (drive transistor) is temporarily connected as a diode by closing the transistor P3 (465). The select line 420 is then set to "Low" and a "reference voltage" is applied on the data line 410. The reference voltage can be arbitrarily set, but it must be greater than the highest data voltage.

The pixel circuit is now allowed to settle to the threshold of transistor P1 460. Finally, Auto Zero line 430 is then set to "High", which isolates the gate of transistor P1 460. The effect of this Auto Zero phase is to store on the capacitor C<sub>g</sub> 450 a voltage (an auto-zero voltage) that represents the  
5 difference between the reference voltage on the data line and the transistor threshold voltage of P1 460. This completes the auto-zero phase.

#### Load Data Phase:

At the end of the Auto Zero phase, the select line was set "Low" and  
10 the data line was at a "reference voltage". Next, the data line is then switched from a reference voltage to a lower voltage (data voltage) where the change in the data is referenced to the data. In turn, the data voltage (data input) is load coupled through capacitors 450 and 455 to the gate of transistor P1 460. The voltage VSG of the transistor 460 provides the  
15 transistor P1 (460) with a fixed overdrive voltage to drive the current for the OLED 470. Namely, the data voltage will be translated into an overdrive voltage on transistor P1 460. Since the voltage stored on the capacitor 450 accounts for the threshold voltage of the transistor P1 460, the overall overdrive voltage is now independent of the threshold voltage of the  
20 transistor P1. The select line 420 is then set "High". This completes the load data phase.

#### Continuously Illuminate Data During Deselect Row Phase:

At the completion of the data loading phase, the gate of transistor P1  
25 460 is now isolated except for its capacitive connections, where the overdrive voltage for driving the OLED is stored on capacitor C<sub>g</sub> 455. Next, the VSWP is returned to its original higher voltage (illuminate voltage). In turn, with VSWP rising, there is now sufficient voltage to drive the OLED for illumination. Namely, when select line 420 is set to "High", both  
30 transistors P3 (465) and P4 (445) are turned "Off", and the data voltage is kept in storage on VSG of transistor 460 as before. This source-to-gate voltage VSG(P1) is maintained in the same manner throughout the entire illumination phase, which means the current level through the OLED will be constant. This completes the illumination cycle.



-10-

In sum, FIG. 3 discloses a pixel structure that uses 4 PMOS transistors and 1 coupling capacitor with 3  $1/2$  lines. ( Auto-Zero line and VDDH voltage supply can both be shared). FIG. 4 discloses a pixel structure that uses only 3 PMOS transistors and 1 coupling capacitor with 5 2 $1/2$  line. ( VSWP switching power supply could be share with adjacent pixel ) Both of these two pixel structures can compensate the threshold variation of both polysilicon TFT and OLED by illuminating and auto-zero trickling current mechanism on VSG(P1). The aforementioned two ( 2 ) pixel structures can also be implemented in polysilicon NMOS and in 10 amorphous NMOS design.

The two ( 2 ) pixel structures of FIG. 3 and FIG. 4 can be implemented to design high-quality OLED with good gray scale uniformity and high lifetime despite instabilities in either the OLED or the pixel polysilicon TFT.

15 FIG. 7 depicts a schematic diagram of an active matrix LED pixel structure 700 of the present invention. In the preferred embodiment, the active matrix LED pixel structure is implemented using thin film transistors (TFTs), e.g., transistors manufactured using poly-silicon or amorphous silicon. Similarly, in the preferred embodiment, the active 20 matrix LED pixel structure incorporates an organic light-emitting diode (OLED). Although the present pixel structure is implemented using thin film transistors and an organic light-emitting diode, it should be understood that the present invention can be implemented using other types of transistors and light emitting diodes.

25 The present pixel structure 700 provides a uniform current drive in the presence of a large threshold voltage ( $V_t$ ) nonuniformity. In other words, it is desirable to maintain a uniform current through the OLEDs, thereby ensuring uniformity in the intensity of the display.

Referring to FIG. 7, pixel structure 700 comprises two PMOS 30 transistors 710 and 720, a capacitor 730, a resistor 750 and a LED (OLED) 740 (light element). A select line 770 is coupled to the gate of transistor 710. A data line 760 is coupled to the source of transistor 710. One terminal of resistor 750 is coupled to the source of transistor 720 and one electrode of the OLED 740 is coupled to the drain of transistor 720. Finally, the drain of

-11-

transistor 710, the gate of transistor 720 and one terminal of the capacitor 730 are all coupled together.

More specifically, when a row containing a pixel structure is selected to be the active row, a logical "high" level on the select line 770 turns on transistor M1 710, thereby allowing capacitor C 730 to be charged to a voltage  $V_g$  from the data line 760. After this row is deselected by a "low" level on the select line 770, which turns transistor M1 off, the voltage on the capacitor 730 is stored for the frame time. Since this voltage appears on the gate of transistor M2 720, it sets a current through transistor 720 that also passes through the OLED 740, which is located in the drain of the transistor 720.

More importantly, a resistor 750 is implemented in the present pixel structure. The resistor is coupled to the source of transistor 720 and serves as a negative feedback element. If an individual drive transistor has an unusually low threshold voltage, the transistor tends to pass more current to the OLED, but the additional current causes an additional voltage drop across the resistor 750, thereby reducing the current.

A complementary effect occurs with a drive transistor having an unusually high threshold voltage. The overall effect is to reduce the nonuniformity in the current. It has been observed that resistors can be generally formed with much better resistance uniformity than the threshold voltage uniformity achieved with TFTs. One reason is that TFT threshold voltages are very sensitive to the trap density in the active silicon material, whereas the resistance of the doped layers used in resistors is much less sensitive to trap density. Measurements have shown that the percentage variation of resistance is very small across a polysilicon display wafer, and to the extent that resistance does vary, it is expected to be smoothly varying, unlike transistor thresholds.

The current passing through the OLED 740 determines its brightness. However, it has been observed that when the pixel is implemented using TFTs, the threshold voltages of the TFTs can also vary over life as discussed above. In addition, there can be initial nonuniformities in the TFT threshold voltages. It should be noted that such nonuniformity with regard to transistor 710 is not a problem, since

-12-

its threshold voltage does not have a strong effect on the current that is established through the OLED. In contrast, variations in the threshold voltage of drive transistor 720 directly affect the current through the OLED.

- 5 More specifically, the current,  $I_{OLED}$  passing through the OLED in the present pixel structure can be expressed as:

$$I_{OLED} = \frac{K}{2} \frac{W}{L} (V_g - V_t - I_{OLED} R)^2 \quad (1)$$

- 10 where  $K$  is the intrinsic transconductance parameter of the transistor M2,  $W$  and  $L$  are its width and length,  $V_t$  is its threshold voltage,  $V_g$  is the voltage from the data line, and resistor  $R$  750 has a value of  $1M$  in the preferred embodiment. However, the resistor value may range from  $100K$  to  $10M$  depending on the drive transistor characteristics. It has been  
 15 observed that the present pixel structure may reduce the current variation to  $1/3$  of what is possible without the present resistor as discussed below.

More specifically, it can be shown that with a resistor coupled to the source of transistor 720, the normalized sensitivity of the current through the diode to threshold voltage variations  $\frac{1}{I_{OLED}} \frac{dI_{OLED}}{dV_t}$  is:

20

$$-2/(V_g - V_t + I_{OLED} R). \quad (2)$$

- It is beneficial to increase the gate voltage  $V_g$  as much as possible, but with the limitation that the transistor 720 must stay in saturation. By  
 25 introducing a voltage drop across the resistor ( $I_{OLED} R$ ), the sensitivity to threshold voltage variations can be reduced below what would be achievable without a resistor. Ultimately, the term ( $I_{OLED} R$ ) cannot become larger than  $(V_g - V_t)$ , since such result would imply that transistor 720 was turned off. Therefore, the maximum reduction in  
 30 sensitivity that can be achieved by placing a resistor in the source of transistor 720 is a factor of 2.

-13-

However, placing a resistor in the source permits the transistor 720 width  $W$  to be increased, where such increase reduces standard deviation of the threshold voltage,  $\sigma_{V_t}$ . For a fixed maximum gate voltage,  $W$  can be increased, thereby deriving more benefit from the statistical reduction in  $\sigma_{V_t}$ . Thus, by putting a resistor in the source of the transistor 720, a reduction in current variation can be achieved through the combined effect of (1) reducing the sensitivity to threshold variations  $\frac{1}{I_{OLED}} \frac{dI_{OLED}}{dV_t}$  (limited to a theoretical maximum benefit of 2X, or 50% reduction), and (2) reducing the threshold variation  $\sigma_{V_t}$  itself (no limit except for geometrical and capacitance constraints).

FIG. 5 illustrates a block diagram of a system 500 employing a display 520 having a plurality of active matrix LED pixel structures 200, 300, 400, 600 or 700 of the present invention. The system 500 comprises a display controller 510 and a display 520.

More specifically, the display controller can be implemented as a general purpose computer having a central processing unit CPU 512, a memory 514 and a plurality of I/O devices 416 (e.g., a mouse, a keyboard, storage devices, e.g., magnetic and optical drives, a modem and the like). Software instructions for activating the display 520 can be loaded into the memory 514 and executed by the CPU 512.

The display 520 comprises a pixel interface 522 and a plurality of pixels (pixel structures 200, 300, 400, 600 or 700). The pixel interface 522 contains the necessary circuitry to drive the pixels 200, 300, 400, 600 or 700. For example, the pixel interface 522 can be a matrix addressing interface as illustrated in FIG. 1.

Thus, the system 500 can be implemented as a laptop computer. Alternatively, the display controller 510 can be implemented in other manners such as a microcontroller or application specific integrated circuit (ASIC) or a combination of hardware and software instructions. In sum, the system 500 can be implemented within a larger system that incorporates a display of the present invention.

Although the present invention is described using PMOS transistors, it should be understood that the present invention can be

**-14-**

implemented using NMOS transistors, where the relevant voltages are reversed. Namely, the OLED is now coupled to the source of the NMOS drive transistor. By flipping the OLED, the cathode of the OLED should be made with a transparent material.

- 5        Although various embodiments which incorporate the teachings of the present invention have been shown and described in detail herein, those skilled in the art can readily devise many other varied embodiments that still incorporate these teachings.

-15-

What is claimed is:

1. A display (520) comprising a plurality of pixels, each pixel (200) comprising:

5 a first transistor (250) having a gate, a source and a drain, where said gate is coupled to a select line (210), where said source is coupled to a data line (220);

a second transistor (270) having a gate, a source and a drain, where said gate of said second transistor is coupled to said select line, where said  
10 drain of said second transistor is coupled to a  $V_{DD}$  line (295), where said source of said second transistor is coupled to said drain of said first transistor;

a third transistor (240) having a gate, a source and a drain, where said gate of said third transistor is coupled to said select line;

15 a capacitor (280) having a first terminal and a second terminal, where said source of said third transistor is coupled to said first terminal of said capacitor, where said second terminal of said capacitor is coupled to said drain of said first transistor;

a fourth transistor (260) having a gate, a source and a drain, where  
20 said source of said fourth transistor is coupled to said drain of said first transistor, where said gate of said fourth transistor is coupled said source of said third transistor; and

a light element (290) having two terminals, where said drain of said fourth transistor and said drain of said third transistor are coupled to one  
25 of said terminal of said light element.

2. The display of claim 1, further comprising:  
a current source (230) for coupling to said data line.

30 3. A display (520) comprising a plurality of pixels, each pixel (600) comprising:

a first transistor (250) having a gate, a source and a drain, where said gate is coupled to a select line (210), where said source is coupled to a data line (220);

-16-

a second transistor (610) having a gate, a source and a drain, where said gate of said second transistor is coupled to a control line (620), where said source of said second transistor is coupled to a  $V_{DD}$  line (295), where said drain of said second transistor is coupled to said drain of said first  
5 transistor;

a third transistor (240) having a gate, a source and a drain, where said gate of said third transistor is coupled to said select line;

a capacitor (280) having a first terminal and a second terminal, where said source of said third transistor is coupled to said first terminal  
10 of said capacitor, where said second terminal of said capacitor is coupled to said drain of said first transistor;

a fourth transistor (260) having a gate, a source and a drain, where said source of said fourth transistor is coupled to said drain of said first transistor, where said gate of said fourth transistor is coupled said source  
15 of said third transistor; and

a light element (290) having two terminals, where said drain of said fourth transistor and said drain of said third transistor are coupled to one of said terminal of said light element.

20 4. A method of illuminating a display having a plurality of pixels, where each pixel contains a circuit for controlling application of energy to a light element, where said circuit comprises a drive transistor, said method comprising the steps of:

(a) loading data onto said pixel by applying a current on a data line,

25 (b) storing said data on a capacitor that is coupled to the drive transistor; and

(c) illuminating said light element in accordance with said stored data.

30 5. The method of claim 4, wherein said current is provided by a current source.

6. A display (520) comprising a plurality of pixels, each pixel (300) comprising:

-17-

a first transistor (360) having a gate, a source and a drain, where said gate is coupled to a select line (320), where said source is coupled to a data line (310);

5 a first capacitor (350) having a first terminal and a second terminal, where said drain of said first transistor is coupled to said first terminal of said first capacitor;

a second transistor (365) having a gate, a source and a drain, where said source of said second transistor is coupled to a  $V_{DD}$  line (390), where said gate of said second transistor is coupled to said second terminal of  
10 said first capacitor;

a second capacitor (355) having a first terminal and a second terminal, where said gate of said second transistor is coupled to said first terminal of said second capacitor, where said source of said second transistor is coupled to said second terminal of said second capacitor;

15 a third transistor (370) having a gate, a source and a drain, where said gate of said third transistor is coupled to an auto-zero line (330), where said source of said third transistor is coupled to said gate of said second transistor, where said drain of said third transistor is coupled to said drain of said second transistor;

20 a fourth transistor (375) having a gate, a source and a drain, where said gate of said fourth transistor is coupled to an illuminate line (340), where said source of said fourth transistor is coupled to said drain of said third transistor; and

a light element (380) having two terminals, where said drain of said  
25 fourth transistor is coupled to one of said terminal of said light element.

7. A display (520) comprising a plurality of pixels, each pixel (400) comprising:

a first transistor (445) having a gate, a source and a drain, where  
30 said gate is coupled to a select line (420), where said source is coupled to a data line (410);

a first capacitor (450) having a first terminal and a second terminal, where said drain of said first transistor is coupled to said first terminal of said first capacitor;



-18-

a second transistor (460) having a gate, a source and a drain, where said source of said second transistor is coupled to a VSWP line (440), where said gate of said second transistor is coupled to said second terminal of said first capacitor;

5 a second capacitor (455) having a first terminal and a second terminal, where said gate of said second transistor is coupled to said first terminal of said second capacitor, where said source of said second transistor is coupled to said second terminal of said second capacitor;

10 a third transistor (465) having a gate, a source and a drain, where said gate of said third transistor is coupled to an auto-zero line (430), where said source of said third transistor is coupled to said gate of said second transistor, where said drain of said third transistor is coupled to said drain of said second transistor; and

15 a light element (470) having two terminals, where said drain of said second transistor is coupled to one of said terminal of said light element.

8. A method of illuminating a display having a plurality of pixels, where each pixel contains a circuit for controlling application of energy to a light element, where said circuit comprises a drive transistor, said  
20 method comprising the steps of:

(a) determining an auto zero voltage for the drive transistor by applying a reference voltage on a data line;

(b) loading data onto the pixel by switching said reference voltage to a data voltage on said data line,

25 (c) storing said data on a capacitor that is coupled to the drive transistor; and

(d) illuminating said light element in accordance with said stored data.

30 9. A circuit (300) for driving a light element having two terminals, said circuit comprising:

a first transistor (360) having a gate, a source and a drain, where said gate is for coupling to a select line (320), where said source is for coupling to a data line (310);

-19-

a first capacitor (350) having a first terminal and a second terminal, where said drain of said first transistor is coupled to said first terminal of said first capacitor;

5 a second transistor (365) having a gate, a source and a drain, where said source of said second transistor is for coupling to a  $V_{DD}$  line (390), where said gate of said second transistor is coupled to said second terminal of said first capacitor;

10 a second capacitor (355) having a first terminal and a second terminal, where said gate of said second transistor is coupled to said first terminal of said second capacitor, where said source of said second transistor is coupled to said second terminal of said second capacitor;

15 a third transistor (370) having a gate, a source and a drain, where said gate of said third transistor is for coupling to an auto-zero line (330), where said source of said third transistor is coupled to said gate of said second transistor, where said drain of said third transistor is coupled to said drain of said second transistor; and

20 a fourth transistor (375) having a gate, a source and a drain, where said gate of said fourth transistor is for coupling to an illuminate line (340), where said source of said fourth transistor is coupled to said drain of said third transistor, where said drain of said fourth transistor is for coupling to the light element.

10. A system (500) comprising:

a display controller (510); and

25 a display (520), coupled to said display controller, where said display comprises a plurality of pixels, where each pixel (300) comprises:

a first transistor (360) having a gate, a source and a drain, where said gate is coupled to a select line (320), where said source is coupled to a data line (310);

30 a first capacitor (350) having a first terminal and a second terminal, where said drain of said first transistor is coupled to said first terminal of said first capacitor;

a second transistor (365) having a gate, a source and a drain, where said source of said second transistor is coupled to a  $V_{DD}$  line

-20-

(390), where said gate of said second transistor is coupled to said second terminal of said first capacitor;

a second capacitor (355) having a first terminal and a second terminal, where said gate of said second transistor is coupled to said first terminal of said second capacitor, where said source of said second transistor is coupled to said second terminal of said second capacitor;

a third transistor (370) having a gate, a source and a drain, where said gate of said third transistor is coupled an auto-zero line (330), where said source of said third transistor is coupled to said gate of said second transistor, where said drain of said third transistor is coupled to said drain of said second transistor;

a fourth transistor (375) having a gate, a source and a drain, where said gate of said fourth transistor is coupled to an illuminate line (340), where said source of said fourth transistor is coupled to said drain of said third transistor; and

a light element (380) having two terminals, where said drain of said fourth transistor is coupled to one of said terminal of said light element.

11. A display (520) comprising a plurality of pixels, each pixel (700) comprising:

a first transistor (710) having a gate, a source and a drain, where said gate is coupled to a select line (770), where said source is coupled to a data line (760);


a second transistor (720) having a gate, a source and a drain, where said drain of said first transistor is coupled to said gate of said second transistor;

a resistor (750) having two terminals, where said source of said second transistor is coupled to one of said terminal of said resistor; and

a light element (740) having two terminals, where said drain of said second transistor is coupled to one of said terminal of said light element.

1/7

100



(PRIOR ART)

FIG. 1

2/7





FIG. 2

3/7

**FIG. 3**

4/7




FIG. 4

5/7


500

FIG. 5



6/7




FIG. 6

7/7




FIG. 7

## INTERNATIONAL SEARCH REPORT

International application No.  
PCT/US98/08367**A. CLASSIFICATION OF SUBJECT MATTER**

IPC(6) :G09G 03/10

US CL : 315/169.3, 169.1; 345/76, 92

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 315/169.3, 169.1, 164, 160; 345/76, 92, 77, 147

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched  
**NONE**Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)  
**NONE****C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5,302,966 A (STEWART) 12 April 1994 (12/04/94), see figures 2 and 4.	11
A	US 5,463,279 A (KHORMAET) 31 October 1995 (31/10/95), see entire document.	1-11
A, P	US 5,684,365 A (TANG ET AL) 04 November 97 (04.11.97) see entire document.	1-11
X	US 5,095,248 A (SATO) 10 March 1992 (10/03/92), see figure 4.	11

☐ Further documents are listed in the continuation of Box C. ☐ See patent family annex.

## \* Special categories of cited documents:

\*A\* document defining the general state of the art which is not considered to be of particular relevance

\*E\* earlier document published on or after the international filing date

\*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

\*O\* document referring to an oral disclosure, use, exhibition or other means

\*P\* document published prior to the international filing date but later than the priority date claimed

\*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

\*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

\*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

\*Z\* document member of the same patent family

Date of the actual completion of the international search

16 JUNE 1998

Date of mailing of the international search report

31 AUG 1998

Name and mailing address of the ISA/US  
Commissioner of Patents and Trademarks  
Box PCT  
Washington, D.C. 20231

Facsimile No. (703) 305-7724

Authorized officer

J. HAISSA PHILOGENE

Telephone No. (703) 305-3485